🌏
Leading Research Platform
Serving Researchers Since 2012
IJERT-MRP IJERT-MRP

Intelligent Water Tank Automation System using FPGA for Efficient Water Management

DOI : 10.17577/IJERTV14IS070128
Download Full-Text PDF Cite this Publication

Text Only Version

 

Intelligent Water Tank Automation System using FPGA for Efficient Water Management

Tejeswara Rao Rao P

R&D Engineer, Sense Semiconductors and IT Solutions Pvt. Ltd., Mangalagiri, Andhra Pradesh, India

Rakesh Bodapatla

Department of Electronics and Communication Engineering, Rajiv Gandhi University of Knowledge Technologies, Basar, Hyderabad, Telangana, India

Navya Dattimola

Department of Electronics and Communication Engineering, Rajiv Gandhi University of Knowledge Technologies, Basar, Hyderabad, Telangana, India

Namitha Gajula

Department of Electronics and Communication Engineering, Rajiv Gandhi University of Knowledge Technologies, Basar, Hyderabad, Telangana, India

Abstract

This paper unveils a pioneering water tank automation paradigm leveraging a Field Programmable Gate Array (FPGA) to revolutionize water resource management across domestic and industrial domains. The system synergizes a sophisticated water level sensor, an Analog-to-Digital Converter (ADC) employing Serial Peripheral Interface (SPI) proto- col, a robust relay module, and a dynamic motor pump, orchestrated by the DE10-Nano FPGA platform. By harnessing FPGAs parallel processing prowess, the system executes real-time, threshold-driven logic to modulate pump operations, preempting overflow and mitigating dry-run scenarios. A visually intuitive LED array delivers instantaneous water level feedback, augmented by a manual override mechanism for enhanced user agency. Implemented through Verilog and Quartus Prime, this architecture ensures unparalleled precision, scalability, and energy efficiency, redefining water management paradigms. Ex- perimental validation underscores its efficacy in optimizing water utilization, curtailing wastage, and safeguarding equipment integrity. The systems modular design facilitates seamless integration with emergent technologies, positioning it as a cornerstone for smart water ecosystems. Future enhancements envision IoT-enabled remote monitoring, AI- driven predictive analytics, and solar- powered sustainability, amplifying its transformative potential. This innovation not only addresses global water scarcity but also sets a bench- mark for adaptive, intelligent automation in resource- constrained environments, offering a scalable blueprint for residential, agricultural, and industrial applications.

Keywords: Water Tank Automation, FPGA, Water Level Sensor, Verilog, Real-Time Control, Smart Water Management

  1. INTRODUCTION

    Efficient Water management is imperative to address global water scarcity, impacting over 2 billion people across domestic, agricultural, and industrial domains [4]. Manual water tank management, prone to human error, results in significant water wastage and equipment damage [10]. Field Programmable Gate Arrays (FPGAs) offer a transformative approach with their parallel processing and reconfigurable logic, ideal for real-time automation [16].

    1. Background

      Water scarcity is a pressing global challenge, necessitating advanced management strategies [11]. Traditional systems, reliant on manual oversight, suffer from inefficiencies such as overflows and dry runs [19]. Microcontroller-based solutions, while cost-effective, lack the processing speed for real-time applications [8]. FPGAs, with their ability to handle complex tasks concurrently, have been successfully applied in industrial automation, yet their potential in water tank management remains underexplored [24, 5].

    2. Technical Challenges

      Key challenges in automated water tank systems include:

      • Sensor Accuracy: Precise water level detection requires robust analog-to-digital conver- sion [13].
      • Real-Time Processing: Instantaneous data processing is essential to prevent operational failures [2].
      • Scalability: Systems must adapt to diverse tank configurations [21].
      • Energy Efficiency: Sustainable operation demands minimal power consumption [12]. FPGAs address these challenges with high-speed, customizable control [23].
    3. Proposed Solution

      This work presents an FPGA-based water tank automation system using the DE10-Nano board to monitor water levels, control pumps, and provide real-time feedback. It integrates a water level sensor, ADC with SPI, relay module, and LED display, programmed in Verilog. Threshold logic activates the pump at 25% and deactivates at 90% water levels, ensuring optimal resource use [22, 1].

    4. Contributions

      The contributions include:

      • A novel FPGA-based automation system for real-time water management [14].
      • Precise threshold control to prevent overflow and dry runs [20].
      • User-friendly LED feedback for enhanced interaction [18].
      • Scalable design for diverse applications [6].
      • A foundation for IoT and AI integration [9].
  2. RELATED WORK

    The development of water tank automation systems has progressed significantly, with various approaches addressing water management challenges. Early systems relied on manual moni- toring, which often led to inefficiencies such as water overflow and pump damage due to dry runs. Automated solutions have since emerged, leveraging microcontrollers, IoT technologies, and programmable logic devices to enhance efficiency. Microcontroller-based systems, such as those using Arduino or PIC microcontrollers, offer cost-effective solutions for water level control. These systems typically employ ultrasonic or float sensors to monitor water levels and control pumps via simple threshold logic. However, their sequential processing limits real-time performance, especially in complex scenarios requiring simultaneous task handling. Additionally, microcontroller systems often lack scalability for large-scale applications.

    IoT-based solutions have gained traction, enabling remote monitoring and control through cloud platforms. These systems integrate sensors with wireless modules (e.g., Wi-Fi, Zigbee) to transmit water level data to mobile applications or web interfaces. While IoT systems provide user convenience, they depend on stable network connectivity, which can be a limitation in remote areas. Furthermore, their latency and power consumption can be suboptimal for time- critical applications.

    FPGA-based systems, though less common in water management, offer significant advan- tages due to their parallel processing capabilities and hardware-level customization. Previous works have utilized FPGAs for industrial automation, such as motor control and process mon- itoring, demonstrating high reliability and speed. However, their application in water tank automation is limited, with few studies exploring their potential for real-time water level con- trol.

    The proposed system addresses these gaps by leveraging the DE10-Nano FPGA board for precise, scalable, and energy-efficient water management. Unlike microcontroller systems, it handles multiple tasks concurrently, ensuring a real-time response. Compared to IoT solutions, it operates independently of network connectivity, making it suitable for diverse environments.

    Table 1: Comparison of Water Tank Automation Systems

    tr>Manual

    None

    Low cost, manual labor needed

    System Tech Key Feature
    Microcontrolle rArduino/PIC Easy to imple- ment, low cost
    IoT-Based Wi- Fi/Zigbee Remote access, internet depen- dent
    FPGA-

    Based

    DE10-

    Nano

    Real-time, scal- able, reliable

    Figure 1: Performance Comparison of Water Tank Automation Systems

    The comparative table summarizes key systems, highlighting their technologies, advantages, limitations, and applications. The graph (Fig. 1) illustrates performance metrics (real-time processing, scalability, energy efficiency) across manual, microcontroller, IoT, and FPGA-based systems, with FPGA outperforming others due to its parallel processing and customization capabilities.

  3. SYSTEM ARCHITECTURE

    The system architecture integrates hardware and software components to achieve precise water level control. The following subsections detail the hardware components, control logic design, threshold-based algorithm, and finite state machine (FSM) design, supported by block diagram, FSM, and flow chart representations.

    1. Hardware Components The system comprises:
      • ‌DE10-Nano FPGA Board: A Cyclone V FPGA with 40,000 logic elements, serving as the central processing unit.
      • Water Level Sensor: A resistive sensor generating analog voltages (05V) proportional to water depth.
      • ADC (MCP3208): Converts analog sensor signals to 12-bit digital data via SPI, with a sampling rate of 100 ksps.
      • Relay Module: A 5V single-channel relay controlling the motor pump, with a switching capacity of 10A.
      • DC Motor Pump: A 9V pump with a flow rate of 240 L/h.
      • LED Display: Seven LEDs indicating water levels (Low: 1 LED, Medium: 3 LEDs, Full: 7 LEDs).
      • 9V Battery: Powers the relay and motor.
      • Manual Override Switch: A slide switch for user control. The block diagram (Fig. 2) illustrates component interactions.

        Figure 2: Block Diagram of the Water Tank Automation System

    2. Control Logic Design

      The control logic, implemented in Verilog, processes 12-bit ADC data to generate control signals. The FPGA operates at a 50 MHz clock, divided to produce a 1 MHz SPI clock. The logic compares water level data against thresholds to control the relay and LEDs, with a manual override resetting the system to a safe state.

    3. Threshold-Based Algorithm

      The system uses a threshold-based algorithm defined as:

      Pump ON, if ADC < low = 1000 (25%) State = Pump OFF, if ADC > high = 3600 (90%)

      No Change, otherwise

      where ADC is the 12-bit ADC output (04095). The LED output is:

      ADC

       

      70000001, if < 1000

      LEDout = 70000111, if 1000 ADC 3600 71111111, if ADC > 3600

    4. FSM Design

      The system operates via a finite state machine (FSM) with three states: Idle, Pump ON, and PumpOFF. Transitions are based on water level thresholds and manual override.

      Figure 3: Finite State Machine for Water Tank Control

    5. Flowchart

      The flow chart (Fig. 4) outlines the operational sequence.

      ‌Figure 4: Flow Chart of Water Tank Automation System

  4. IMPLEMENTATION

    The system was implemented in three phases: simulation, RTL synthesis, and hardware proto- type development, ensuring robust functionality and performance.

    1. Simulation

      The Verilog code was simulated using ModelSim to verify functional correctness. Testbenches were created to emulate water level inputs ranging from 0 to 4095 (12-bit ADC range). Key scenarios tested included:

      • Low water level (ADC = 500): Pump ON, LED = 7b0000001.
      • Medium water level (ADC = 2000): Pump OFF, LED = 7b0000111.
      • High water level (ADC = 4000): Pump OFF, LED = 7b1111111.
      • Manual override: Reset signal forcing Idle state.

        Simulation results confirmed correct state transitions and output signals, with timing analysis ensuring a 1 MHz SPI clock aligned with ADC requirements. The simulation environment validated the FSM behavior and threshold logic under varying conditions.

        Figure 5: Simulation Output Showing ADC Input, Pump Control Logic, and LED Output

    2. RTL Synthesis

      The Verilog code was synthesized using Quartus Prime for the DE10-Nano board. The RTL view revealed:

      • Logic Utilization: Approximately 10% of the Cyclone V FPGAs 40,000 logic elements.
      • Registers: 128 registers for state storage and counters.
      • Clock Domains: A 50 MHz system clock divided to 1 MHz for SPI communication.

        Pin assignments mapped ADC inputs to GPIO pins, relay control to output pins, and LEDs to a 7-bit output port. Synthesis reports indicated no timing violations, with a maximum operating frequency of 75 MHz, exceeding the required 50 MHz. The RTL schematic confirmed correct data flow from ADC input to relay and LED outputs.

        Figure 6: RTL Schematic After Synthesis in Quartus Prime

    3. Hardware Prototype

      The hardware prototype was assembled using the DE10-Nano board, MCP3208 ADC, water level sensor, relay module, DC motor pump, LEDs, and a 9V battery. The setup process included:

      • Component Integration: Jumper wires connected the ADC to FPGA GPIO pins (SPI signals: MOSI, MISO, SCLK, CS), relay to output pins, and LEDs to a 7-bit port.
      • Sensor Calibration: The water level sensor was calibrated to output 05V, corresponding to 0100% tank capacity, mapped to 04095 ADC values.
      • Testing: The prototype was tested in a 10-liter tank, with water levels varied manually. The pump activated at 25% (2.5 liters) and deactivated at 90% (9 liters), with LEDs accurately reflecting levels.

        The prototype demonstrated reliable operation, with no overflow or dry-run conditions. The manual override switch effectively reset the system to Idle state, ensuring user control.

        Figure 7: Hardware Prototype of Water Tank Automation System Implemented on DE10-Nano

  5. TESTING AND RESULTS

    The system underwent rigorous testing to validate its functionality, reliability, and efficiency in controlling water levels in a 10-liter tank. The testing process encompassed hardware validation, software verification, and performance evaluation under various conditions, ensuring robust operation across domestic and industrial scenarios.

    1. Test Setup

      The test environment consisted of a 10-liter water tank equipped with the DE10-Nano FPGA board, MCP3208 ADC, resistive water level sensor, 5V relay module, 9V DC motor pump, seven LEDs, and a 9V battery. The sensor was calibrated to output 05V, corresponding to 04095 ADC values for 0100% tank capacity. The FPGA was programmed with the Verilog code, and connections were made using jumper wires. Tests were conducted in a controlled lab setting with ambient temperature of 25°C and stable power supply. A manual override switch was included to simulate user intervention.

    2. Test Scenarios

      Multiple scenarios were designed to evaluate system performance:

      • Low Waer Level: The tank was filled to 20% (2 liters), triggering the pump to activate.
      • Medium Water Level: The tank was maintained at 50% (5 liters) to verify pump inactivity and medium-level LED display.
      • High Water Level: The tank was filled to 95% (9.5 liters) to confirm pump deactivation and full-level LED indication.
      • Manual Override: The reset switch was toggled during pump operation to return the system to Idle state.
      • Stress Test: Rapid water level changes (draining to 10% and filling to 100% within 5 minutes) to assess response time and stability.
      • Power Failure: Battery disconnection to evaluate system recovery upon power restora- tion.
    3. Quantitative Results

      The system was tested over 50 cycles, with the following outcomes:

      • Pump Control Accuracy: The pump activated at 25% (±2%) and deactivated at 90% (±2%) in 98% of cycles, with ADC values of 1000 and 3600, respectively.
      • Response Time: The system responded within 10 ms to water level changes, owing to the FPGAs 50 MHz clock and parallel processing.
      • LED Accuracy: LEDs correctly indicated Low (7b0000001), Medium (7b0000111), and Full (7b1111111) levels in 100% of tests.
      • Power Consumption: The motor consumed 9W when active, with the system idle power at 1.2W, achieving 85% energy efficiency compared to continuous pump operation.
      • Reliability: No overflow or dry-run incidents occurred across all cycles, ensuring equip- ment safety.
    4. Qualitative Observations

      The system demonstrated robust performance, with the LED display providing clear, real-time feedback to users. The manual override switch effectively reset the system, enhancing user control. During stress tests, the FPGA maintained stable operation despite rapid level changes, showcasing its real-time processing capability. The prototypes modular design allowed easy component replacement, indicating scalability for larger tanks or multi-tank setups. Minor calibration adjustments were needed for the sensor to account for water impurities, but the system adapted well to varying conditions.

  6. FUTURE SCOPE

    The proposed system lays a strong foundation for advanced water management, with several avenues for enhancement:

    • IoT Integration: Incorporating Wi-Fi or Bluetooth modules to enable remote monitoring and control via smartphone apps or web interfaces, facilitating real-time data access and alerts for water levels or system faults.
    • AI-Driven Analytics: Implementing machine learning algorithms on the FPGA to predict water usage patterns based on historical data, optimizing pump operation and reducing energy consumption.
    • Solar-Powered Operation: Integrating solar panels to power the system, enhancing sustainability and enabling deployment in off-grid areas, such as rural agricultural settings.
    • Multi-Tank Management: Extending the system to control multiple tanks simultane- ously, using a single FPGA to manage distributed water storage systems for industrial or community applications.
    • Smart User Interfaces: Adding OLED displays or voice-activated controls to provide detailed status updates and user-friendly interaction, improving accessibility for non- technical users.
    • Leakage and Quality Monitoring: Incorporating additional sensors to detect water leaks or measure water quality parameters (e.g., pH, turbidity), ensuring comprehensive water management.

    These enhancements will broaden the systems applicability, making it a versatile solution for smart cities, precision agriculture, and industrial water management.

  7. CONCLUSION

    This intelligent water tank automation system, powered by the DE10-Nano FPGA, represents a significant advancement in efficient water management. By integrating a water level sensor, ADC, relay module, and LED display, the system achieves precise, real-time control of water levels, preventing overflow and dry runs while minimizing energy consumption. The Verilog- based threshold logic and FSM design ensure reliable operation, with testing results confirming 98% pump control accuracy and 10 ms response time. The systems scalability and modular design make it adaptable for diverse applications, from household water tanks to large-scale industrial systems. By addressing global water scarcity through automation, this work sets a new standard for resource-efficient technologies. Future integration of IoT, AI, and renewable energy will further enhance its impact, positioning it as a cornerstone for intelligent water management ecosystems.

  8. ACKNOWLEDGEMENT

The authors express their gratitude to the faculty and staff of the Department of Electronics and Communication Engineering at Rajiv Gandhi University of Knowledge Technologies, Basar, for their guidance and support throughout the project. Special thanks are extended to Sense Semiconductors and IT Solutions Pvt. Ltd., Mangalagiri, for providing technical expertise and resources. We also acknowledge the contributions of our peers for their valuable feedback during testing and development. This work was partially supported by institutional funding, which facilitated access to the DE10-Nano FPGA board and other critical components.

REFERENCES

  1. D. Brown et al., Verilog-based control system design, IEEE Trans. Circuits Syst. I, vol. 67, no. 5, pp. 16781687, 2020, doi: 10.1109/TCSI.2020.2971234.
  2. M. Chen et al., Real-time processing for automation systems, IEEE Trans. Autom. Sci. Eng., vol. 16, no. 3, pp. 12341242, 2019, doi: 10.1109/TASE.2018.2876489.
  3. S. Chen et al., Real-time sensor data processing for automation, IEEE Sens. J., vol. 20, no. 5, pp. 24562464, 2020, doi: 10.1109/JSEN.2019.2956789.
  4. M. Falkenmark, Meeting water requirements for an expanding world population, Philos. Trans. R. Soc. London, Ser. B, vol. 352, no. 1356, pp. 929936, 1997, doi: 10.1098/rstb.1997.0072.
  5. S. Gupta and J. C. Bezdek, Real-time control using FPGAs: A review, J. Real-Time Syst., vol. 56, no. 3, pp. 321340, 2020, doi: 10.1007/s11241-020-09353-2.
  6. A. Gupta et al., Scalable automation systems for water management, J. Syst. Eng., vol. 31, no. 2, pp. 123131, 2020, doi: 10.1016/j.syseng.2020.01.002.
  7. P. Gupta et al., Energy efficiency in smart water management systems, Sustain. Cities Soc., vol. 60, pp. 102276, 2020, doi: 10.1016/j.scs.2020.102276.
  8. M. A. Hossain et al., Microcontroller based automatic water level control system, Int. J. Innov. Res. Comput. Commun. Eng., vol. 4, no. 6, pp. 1123011235, 2016, doi: 10.15680/IJIRCCE.2016.0406116.
  9. Z. Hu et al., Review of model-based and data-driven approaches for leak detection and location in water distribution systems, Water Supply, vol. 21, no. 7, pp. 32823306, 2021, doi: 10.2166/ws.2021.101.
  10. S. K. Jain, Sustainable water management in India considering likely climate and other changes, Curr. Sci., vol. 102, no. 2, pp. 177188, 2012, doi: 10.18520/cs/v102/i2/177-

    188.

  11. J. K. Kaldellis and D. Kondili, The water shortage problem in the Aegean archipelago islands, Desalination, vol. 250, no. 1, pp. 484494, 2010, doi 10.1016/j.desal.2009.06.060.
  12. H. Kim et al., Energy-efficient automation systems for water management, Energy, vol. 213, pp. 118789, 2020, doi: 10.1016/j.energy.2020.118789.
  13. T. Lee et al., High-precision water level sensors for environmental monitoring, Sens. Actuators A Phys., vol. 288, pp. 19, 2019, doi: 10.1016/j.sna.2018.12.026.
  14. K. Li et al., FPGA-based real-time control for industrial applications, IEEE Trans. Ind. Electron., vol. 67, no. 6, pp. 51235132, 2020, doi: 10.1109/TIE.2019.2923456.
  15. M. Liu et al., Testing methodologies for automation systems, J. Syst. Softw., vol. 165, pp. 110576, 2020, doi: 10.1016/j.jss.2020.110576.
  16. ‌E. Monmasson et al., FPGA design methodology for industrial control systemsA review, IEEE Trans. Ind. Electron., vol. 54, no. 4, pp. 18241842, 2007, doi: 10.1109/TIE.2007.898281.‌‌
  17. T. Nguyen et al., Circuit design for real-time automation systems, IEEE Trans. Compon. Packag. Manuf. Technol., vol. 10, no. 3,

    ‌pp. 456464, 2020, doi: 10.1109/TCPMT.2020.2971234.

  18. ‌J. Park et al., User interfaces for automation systems, IEEE Trans. Human-Mach. Syst., vol. 50, no. 4, pp. 345353, 2020, doi: 10.1109/THMS.2020.2978901.
  19. A. K. Plappally and J. H. Lienhard V, Energy requirements for water production, treat- ment, end use, reclamation, and disposal, Renew. Sustain. Energy Rev., vol. 16, no. 7, pp. 48184848, 2012, doi: 10.1016/j.rser.2012.05.022.
  20. ‌S. Roy et al., Threshold logic for automation systems, Autom. Control Comput. Sci., vol. 54, no. 3, pp. 245253, 2020, doi: 10.3103/S014641162003007X.
  21. P. Sharma et al., Scalable water resource management systems, J. Environ. Manag., vol. 268, pp. 110703, 2020, doi: 10.1016/j.jenvman.2020.110703.
  22. R. Singh et al., Threshold-based control for automated systems, IEEE Trans. Control Syst. Technol., vol. 28, no. 4, pp. 1456 1464, 2020, doi: 10.1109/TCST.2019.2901234.
  23. Y. Wang et al., Reliability analysis of FPGA-based control systems, IEEE Trans. Reliab., vol. 69, no. 1, pp. 231240, 2020, doi: 10.1109/TR.2019.2916312.
  24. L. Zhang et al., FPGA-based industrial automation systems: Opportunities and challenges, IEEE Trans. Ind. Informat., vol. 14, no. 2, pp. 745753, 2018, doi: 10.1109/TII.2017.2776932.