

# Reconfigurable MDC Architecture Based FFT Processor

Srivatsava PSV<sup>1</sup>, Sarada V<sup>2</sup>

Department of Electronics and Communication Engineering  
SRM University, Chennai, India.

**Abstract** - Fast Fourier Transform (FFT) is the crucial block in MIMO-OFDM systems. Multipath Delay Commutator based pipelined architecture is used to for variable length MIMO-OFDM systems by putting  $N_s$  data streams at the input. By implementing 4 stream data fixing radix-4 at each pipelined stage with variable lengths of 16, 32, 64 and 128 respectively. To emphasize those, needs only one butterfly at each pipeline stage. So the input data stream needs to be scheduled properly before sending it to the processor. They can be used for major communication systems like Wi-Max, LTE etc..By implementing this MDC processor practically with multiple input multiple outputs data throughput can be increased and can be achieved some major constraints like area and power expected to be decreased.

**Index Terms**—Fast Fourier Transform (FFT), Multiple input multiple output (MIMO), Orthogonal frequency division multiplexing (OFDM), pipeline multipath delay commutator (MDC).

## 1. INTRODUCTION

Discrete Fourier Transform (DFT) is used in many communication and signal processing systems[1]. But DFT is difficult to implement due to its computational complexity. So Fast Fourier Transform (FFT) is used to reduce the hardware complexity. In the field of communications FFT has got wide range of applications in Orthogonal Frequency Division Multiplexing(OFDM) systems like Wi-Max or 3GPP long term evolution(LTE) also wireless modems etc.[2][3]. In OFDM systems Inverse Fast Fourier Transform(IFFT) converts modulated signals from frequency domain to time domain where as Fast Fourier Transform(FFT) is an vice versa. Use of multiple inputs multiple outputs for the OFDM devices data throughput can be increased drastically. In order to manage this we need to design a specific processor which can handle the complexity as the number of input paths increases.

In major of the FFT/IFFT processors pipelined type architecture is used in order to achieve good results. One among the pipelined architecture is continuous flow mixed radix algorithm (CFMR). Continuous Flow Mixed Radix (CFMR) FFT processor that uses the mixed radix algorithm. This algorithm supports is an continuous flow of FFT inputs irrespective of the length. CFMR FFT uses two N-sample memories to create a continuous output data path[4]. One of the memories is used to calculate current FFT/IFFT values and the other stores the previously computed results and controls the output flow.

Advantages:

CFMR is used in MIMO systems; the required memory is increased in a trend proportional to  $2 \times N_s$ . Hardware reduction method such as complex multiplier rescheduling. Flexibility in terms of arithmetic complexity, memory sizes and computation cycles when compared with conventional methods.

Disadvantages:

Complexity of the CFMR becomes more as the input length i.e.,  $N_s$  becomes more. Because of this memory area also becomes more.

Apart from in place memory scheduling the other two pipelined architectures that are mostly used are Single path Delay Feedback (SDF) architecture and Multipath Delay Commutator(MDC) architecture. SDF architecture uses feedback path to generate intermediate values in order to get output without delay [1]. The difference between the single-path delay feedback (SDF) and the multiple-path delay commutator (MDC) architecture is the approach for data buffering. The multiple-path delay commutator (MDC) pipeline architecture adopts the DC approach [5] for data buffering. By using this approach, intermediate data are directly output to the next stage or coefficient multiplier instead of being written back in the MDC architecture. The input sequence has been break into  $r$  (depend on the radix- $r$  to be used) parallel data streams flowing forward with correct ordering for the data elements entering the butterfly unit by proper delays. The normal MDC structure radix- $r$  butterfly will be in idle state until the  $r^{\text{th}}$  input is received to the butterfly. So because of this  $1/r^{\text{th}}$  part of memory can be used. To overcome this, fix radix value should be the same as data input stream value. Considering a 4 path data stream so fix the value of butterfly unit as radix-4 [6]. At each stage of FFT processor we use only one butterfly unit so that the memory utilization will be 100%. So by this throughput and memory utilization can be increased dramatically.

## 2. FFT ARCHITECTURE

The N-point FFT equation can be expressed as

$$X[k] = FFT\{x[n]\} = \sum_{n=0}^{N-1} x[n] W_N^{nk} \quad (1)$$

Where  $W_N^{nk} = \cos(2\pi nk / N) - j \sin(2\pi nk / N)$

(2)

is the twiddle factor.

This paper mainly is an application of LTE and Wi-Max which requires four different lengths 16, 32, 64 and 128. For



$8\log_4 N$  adders and  $2.5N - 4$  registers. The block diagram of MDC based architecture for MIMO-OFDM systems is showing in fig.3.




Fig.3 Block diagram of MDC based FFT processor for MIMO-OFDM systems  
 a) Input stream b) Sorted inputs by memory scheduling c) unsorted outputs from processor d) sorted outputs

### 3.2. Input Memory Scheduling

As shown in fig.3 (a) initially the inputs streams are sent parallel which are four streams. All the four streams are of same length. Here the task is to convert the input streams as fig.3 (a) to fig.3 (b) i.e., the data in parallel is to be converted into serial inputs. In order to make this conversion, make use of memory banks or registers to store the sorted inputs and for the processing of the inputs to be scheduled properly.




Fig.4. The two stages of N-point R4MDC Architecture  
 There are totally 12 memory cells to store the 4 input streams similarly remaining streams first  $\frac{3}{4}$  parts each of  $\frac{1}{4}$ th part stored in the 9 memory banks for the B, C and D streams respectively [8],[9]. Each stream divided into four sub parts a,b,c and d. Where a,b, and c are stored in 3 memory banks and fourth sub stream is directly fed to the radix-4 butterfly unit which lies in the first stage of the architecture.

### 4. COMPLETE ARCHITECTURE OPERATION OF THE MDC STRUCTURE

The scheduled inputs are stored in the memory cells according to the stream wise. The first stream with scheduled inputs is sent to the stage-1 radix-4 butterfly unit. The corresponding generated outputs from the butterfly unit are sent to the FIFO registers in different clocks.

The FIFO units are fed to the MDC radix-4 switch box structure as shown in fig.3. Later the crisscrossed outputs from the switch box circuit of the stage-1 are passed to the stage-2 butterfly unit structure via second set of FIFO units [9]. The last stage of the MDC structure has reconfigurable radix-4/8 structure such that depending on the input value length if the value is powers of 2 then it can be used as 8 if the value is powers of 4 then it can be used as radix-4 butterfly structure.

### 5. SIMULATION RESULTS AND MODIFICATIONS

The current MDC structure consists of switch box circuits and FIFO units. The architecture can also be implemented using shift registers and multiplexers instead of FIFO and switch box units [11],[12]. The block diagram of such implementation is shown in fig.5. The MDC architecture is

implemented using Modelsim Verilog. The fig.6. shows the simulation results of 16point MDC structure with the input sequence  $x(n)=\{0,1,2,3,0,1,2,3,0,1,2,3,0,1,2,3\}$  and the corresponding output. Similarly fig.7. shows the last stage of

MDC structure when  $radix\_8$  enable signal is high i.e.,1. This means that the circuit operates in the mode of powers of 2 instead of powers of 4. Example, for an 32 point the above selection has to be done to obtain the results.




Fig.5. Basic delay commutator block diagram

/topmoduler4mdc/Y0r	10	0	10
/topmoduler4mdc/Y1r	2	0	2
/topmoduler4mdc/Y2r	-2	0	-2
/topmoduler4mdc/Y3r	2	0	2
/topmoduler4mdc/Y4r	-100	0	-100
/topmoduler4mdc/Y5r	-66	0	-66
/topmoduler4mdc/Y6r	-28	0	-28
/topmoduler4mdc/Y7r	-66	0	-66
/topmoduler4mdc/Y8r	-41	0	-41
/topmoduler4mdc/Y9r	-1	0	-1
/topmoduler4mdc/Y10r	43	0	43
/topmoduler4mdc/Y11r	-1	0	-1
/topmoduler4mdc/Y12r	-84	0	-84
/topmoduler4mdc/Y13r	64	0	64
/topmoduler4mdc/Y14r	-40	0	-40
/topmoduler4mdc/Y15r	64	0	64

Fig.6. Simulated results of 16point MDC architecture output

/testbench/frins/frins/enable	St1	00000000 10 1000000000 101	00000000 10 1000000000 101
/testbench/frins/frins/in1	0	00000000 110000000000 110	00000000 110000000000 110
/testbench/frins/frins/in2	0	00000000 111000000000 111	00000000 111000000000 111
/testbench/frins/frins/in3	0	00000000 100000000000 1000	00000000 100000000000 1000
/testbench/frins/frins/in4	106522	11111111 100000000000 0000	106522
/testbench/frins/frins/out2	11111111 100000000000 0000	11111111 100000000000 0000	
/testbench/frins/frins/out3	11111111 1011111111 1110	11111111 1011111111 1110	
/testbench/frins/frins/out4	000000000000 11111111 1100	000000000000 11111111 1100	
/testbench/frins/frins/in1_re	5	5	
/testbench/frins/frins/in1_im	5	5	
/testbench/frins/frins/in2_re	6	6	
/testbench/frins/frins/in2_im	6	6	
/testbench/frins/frins/in3_re	7	7	
/testbench/frins/frins/in3_im	7	7	
/testbench/frins/frins/in4_re	8	8	
/testbench/frins/frins/in4_im	8	8	
/testbench/frins/frins/out1_re	26	26	
/testbench/frins/frins/out1_im	26	26	
/testbench/frins/frins/out2_re	-4	-4	
/testbench/frins/frins/out2_im	0	0	
/testbench/frins/frins/out3_re	-2	-2	
/testbench/frins/frins/out3_im	-2	-2	
/testbench/frins/frins/out4_re	0	0	
/testbench/frins/frins/out4_im	-4	-4	
/testbench/frins/frins1/dk	St1		
/testbench/frins/frins1/rst	St0		
/testbench/frins/frins1/enable	St1		

Fig.7. Simulated results of butterfly when  $radix\_8$  enable is "1"

## 6. CONCLUSION

For better performance of an MIMO-OFDM the above MDC structured based FFT processor design makes the utilization of the memory cells more efficiently and also the utilization of the hardware can be increased. This type of FFT processor can be used in major of the communication systems like LTE, wireless modems. The power and area of this kind of architecture is less when compared with previous work reports that are available from standard architectures.

## 7. REFERENCES

1. Kai-Jiun Yang, Shang-Ho Tsai, Senior Member, IEEE, and Gene C.H. Chuang, Member, IEEE "MDC FFT/IFFT Processor with variable length for MIMO-OFDM systems", IEEE transactions on very large scale integration (VLSI) systems, Vol.21.No.4, April 2013.
2. Very-High-Bit-Rate Digital Subscriber Line Transceiver 2 (VDSL2), ITU Standard G.993.2, Feb. 2006.
3. The Wireless LAN Media Access Control (MAC) and Physical Layer (PHY) Specifications, IEEE Standard 802.11, 1999
4. B. G. Jo and M. H. Sunwoo, "New continuous-flow mixed-radix (CFMR) FFT processor using novel in-place strategy," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 5, pp. 911–919, May 2005.
5. S. He and M. Torkelson, "A new approach to pipeline FFT processor," in Proc. IEEE Int. Parallel Process. Symp., Apr. 1996, pp. 766–770.
6. John G. Proakis and Dimitris G. Manolakis "Digital Signal Processing Principles, Algorithms and Applications" Third Edition.
7. Chien Sung-Li "Design and Implementation of Fast Fourier Transforms Processor"
8. Yu-Wei Lin and Chen-Yi Lee, Member, IEEE "Design of an FFT/IFFT Processor for MIMO OFDM Systems", IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-I: REGULAR PAPERS, VOL. 54, NO. 4, APRIL 2007.
9. P. Y. Tsai and C. Y. Lin, "A generalized conflict-free memory addressing scheme for continuous-flow parallel-processing FFT processors with rescheduling," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 19, no. 12, pp. 2290–2302, Dec. 2011.
10. Y.-W. Lin, H.-Y. Liu, and C.-Y. Lee, "A 1-GS/s FFT/IFFT processor for UWB applications," IEEE J. Solid-State Circuits, vol. 40, no. 8, pp. 1726–1735, Aug. 2005.
11. E. E. Swartzlander, W. K. W. Young, and S. J. Joseph, "A radix 4 delay commutator for fast Fourier transform processor implementation," IEEE J. Solid-State Circuits, vol. 19, no. 5, pp. 702–709, Oct. 1984.
12. Chein-Sung Li and Prof. Shuenn-Shyang Wang, "Design and Implementation of Variable Length FFT Processors, Tatung University – July 2006".