Phase Locked Loop – A Review

Shilpi Maji¹
Department of Electronics & Communication Engineering
St. Mary's Technical Campus
Kolkata, India

Supantha Mandal² Suraj Kumar Saw³
Department of Electronics & Communication Engineering
St. Mary's Technical Campus
Kolkata, India

Abstract— In this article different types of Phased locked loop technique are studied and after comparing all circuits we found that the Digital phased locked loop have result in good phase noise performance with low power consumption with improved tuning range as compared to other phased locked loop circuits, as it uses the CMOS technology providing the real solution in the band of radio frequency. It is used in various applications such as wireless sensor network, transceiver, Clock generations, clock recovery circuits etc.

Keywords— Current Starved Voltage Control Oscillator (CSVCO); LC coupled Voltage Controlled oscillator (LCVCO); Complementary Metal Oxide Semiconductor Field Effect Transistor (CMOS); low noise; ultra low power; phase locked loop (PLL).

I. INTRODUCTION

Phase locked loop is abbreviated as PLL. Brain of phase locked loop is voltage controlled oscillator. In technical fields, such as frequency control, frequency synthesizing, FM (frequency modulation) demodulation, data recovery, signal synchronization, there used PLL. Jitter attenuator for reduce noise within jitter is the versatile application of the phase locked loop that is for communication system, networking, variation of phase carried on a clock signal. Phase locked loop circuit is necessary for increase of circuit speed. This is known to provide a clock recovery circuit using a phase locked loop for example, in a digital transmission system, a clock signal which is used for timing purposes in processing the data signal. The data signal is a serial binary signal having binary Os and 1s represented respectively by the absence and presence of a positive voltage and the clock signal is produced at the bit rate of the data signal. The present innovation relates to a phase-locked loop, and more particularly, to frequency stabilization of an oscillation output signal generated by a phase locked loop. The present invention further relates to a current drive type charge pump circuit and a voltage controlled oscillator of the phase-locked loop. The phase locked loop was initiated as far back as 1932 by H.de Bellescizi, at that time for synchronous reception of radio signal. Now, the phase locked loop is found in numerous applications of all modern technologies. It is widely used in all areas of electronics and in different fields of communication.

II. RELATED WORKS

In recent development era of new involvement of emerging technologies vastly introduce in the field of VLSI. Our study is based on PLL which is started in early in 1932 which reach to its peak with a great upsurge where as consumption of

power and circuit area is reduced. The phase-locked loop (PLL) is a prime component globally used in various integrated circuit IC including clock recovery and wireless communication system frequency synthesizers communication system. Currently, system-on-chip (SOC) and Microelectronics designs are used for delay-locked loops and for matching the clock [1]. By appropriate choosing the Phase frequency detector framework and adjusting the charge pump current and the loop filter design values gives a better lock time can be achieved [2]. Mahmoud Abdellaoui et.al presented the design of the Inverse Sine Phase Detector (ISPD) with more effective and simplicity, robustness, in this ISPD PLL Demodulator designed without using any of the filters [3]. Modeling and design of a multi-standard fractional PLL in CMOS/SOI technology is used in [4]. To suppress the coupled supply noise A step-down voltage regulator is utilized is described in [5]. By limiting the sweep rate of VCO for a phase-lock loop applied sweep voltage which promptly declined the closed-loop frequency error to a tip where phase lock occurs quickly [6]. A low-power highcompelling ability voltage control oscillator used in PLL is introduced in [7]. To control the loop dynamic characteristics, the capacitance in the loop filter is on-chip calibrated so that the loops are accurately controlled despite the process variation [8]. In this article demonstrate the chaotic behavior of a nonlinear amplifier (NLA) - based delayed phase-lockedloop (PLL) including a first order phase detector for a certain range of system parameters [9]. A multiplexer based length varying ring oscillator and the effects of using it as a voltage controlled oscillator (VCO) in a phase locked loop (PLL) based system is proposed in [10]. A research of true random number generator based on PLL using FPGA in [11]. PLL has been applied in, angle modulation, carrier regeneration and demodulation, frequency synthesis, data/clock recovery etc [12-14]. The main incorporation of data and clock recovery are jitter transfer, tolerance, generation, acquisition time and capture range, among which jitter characteristics are the major and most important clock data recovery specifications is illustrated in [15].a new charge pump circuit is introduced by using 0.18 µm CMOS technology, which helps in reducing the mismatch of current which lies in between two branches of the cascade current mirror topology, By using this proposed circuit, the mismatching between the two input UP/DN current of the Charge pump can be achieved with less than 0.065% from post-layout simulation and spur is also reduced with applying low power consumption and low noise technique which results in better output [16].

1

CMRAES -	2016	Conference	Proceedings
CIVILLED	-010	Comer chec	I I occuming

ISSN: 2278-0181

TABLE I. CLASSIFICATION OF VAI	RIOUS PLL TOPOLOGY
--------------------------------	--------------------

SL	PLL	Phase	Loop filter	Oscillator
no.		detector	•	
1.	Linear PLL	Analog	Analog	Voltage Controlled
				Oscillator
2.	SF -PLL	Analog	Analog	VCO
3.	Q- PLL	Analog	Analog	VCO
4.	Digital PLL	Digital	Analog	VCO
5.	All Digital	Digital	Digital	Digitally controlled
	PLL			oscillator(DCO)
6.	Software	Software	Software	Software
	PLL			

III. BASIC BUILDINGS BLOCK OF PLL




Fig. 1. Block Diagram of PLL

The Conventional Phase Locked Loop (PLL) Circuit forms of the following three fundamental blocks are Phase Detector or Comparator (PD), Low Pass Filter (LPF) and Voltage Controlled Oscillator (VCO). Monolithic integrated CMOS Phase Locked Loops are among the most versatile components of modern integrated systems (system-on-chip) [1]. One of the most demanded PLL functions is its on-chip clock synthesis. Other distinctive features of PLL circuits are that their output frequency is invertible or programmable in proportion with the input phase difference. This is the main reason why PLL finds applications in Frequency Modulation and Demodulation systems, Frequency synthesizer and Clock Generator. The major drawbacks of PLL design are Powerconsumption to make power as low as possible, area as lesser the area more is its efficiency and stability of synthesized frequency with low jitter, Although all of the above three must be considered for an efficient PLL design, yet low jitter is the most important among all of them all. Sometimes low jitter is

Obtained at the expense of power consumption, which is again undesirable for mobile applications. Another error that occurs in PLL circuit design is that the synthesized frequency comes to be time variant. A significant point to taken into consideration is with the frequency incrementing of the inputs of the phase comparator, large number of errors are introduced in the phase difference measurement [17]. Thus, to maintain stability in the phase comparator operation at high frequencies, the phase comparator detection-sensitivity must be augmented. A low detection-sensitivity more distantly leads to control voltage instability, thereby augmenting the noise component at the VCO output. The output signal phase noise of PLL again devaluates the data

error ratio [18]. In the following sections of the paper, we have analyzed the basic building blocks of the phase-locked-loop circuit. These blocks have been described by each block.

A. Phase Detector

XOR gate is the best example of phase detector which is shown in Fig. 3. In this figure it is expressed that the phase difference between the inputs varies, so does the width of the output pulses. While the XOR circuit produces error pulses on both rising and falling edges [19].




Fig. 2. Phase detector output [20].

B. Low pass Filter

A low pass filter used for passing the low frequency signal and its rejects the higher frequency signal it takes input from the phase detector circuits and produces the appropriate control voltage to the voltage controlled oscillator




Fig. 3. Low pass filter circuits

Low pass filter is the next block after the phase detector circuits the input of the low pass filter is provided by the output of the phase detector which enables the circuits to pass the lower frequency and suppressed the higher cutoff freq.

2

ISSN: 2278-0181

TABLE II. PERFORMANCE COMPARISION OF VARIOUS PLL

Work	[23]	[24]	[25]	[26]	[27]	[28]	[29]	[30]	[31]
Technique	Freq	BW	Delay	Bang-Bang	BW	Floating point	Feed Forward	Bang-Bang	Adaptive
	Estimation	Tracking	based	algorithm for	And	representation	compensation	algorithm	loop gain
	algorithm(FEA)for	technique	technique	low power,	tuning	technique to	technique for	m for fast	control
	fast locking		to reduce	low jitter	range	design TDC	fast frequency	locking	(ALGC)
			power	$\Delta \Sigma$ fractional -	tracking		locking		technique
			dissipation	N digital freq.	technique				to reduce
				synthesizer	to				nonlinearity
					improve				of PFD and
					jitter				reduce O/P
				10.013.077	2 - 2 - 2 - 2 - 2	00.7477			jitter
Input	220 KHz to 8	28 MHz	12 MHz	40.01MHZ	350MHz	80 MHz	375 MHz	26 MHZ	50MHZ
frequency	MHz	to 225							
0	20: 110.07	MHz	2 10 011	2.02: 4.05GYY	0.50	0.00	4 . 410.07	10 ***	0.20
Output	28 to 446MHz	1.80GHz	2.40GHz	2.92to4.05GHz	0.70 to	0.90 to	4 to 416MHz	12 mW	0.30to
frequency					3.50GHz	1.25GHz		16.50 mW	1.40GHz
Power	-	-	12mW	4.50mW	1.60mW	18mW to at	11.39mW	26 MHZ	16.50mW
Consumption					at	75MHz			
					2.50GHz				
Area	330*250um ²	-	0.24mm ²	0.22mm ²	0.30mm^2	0.87*0.68m ²	582.20*343.00 ²	Technology	0.20mm ²
Technology	0.18 μm CMOS	65nm	65nm	65nm CMOS	90nm	0.18uM	0.18um	peak to	0.13um
		CMOs	CMOS		CMOS	CMOS	CMOS	peak jitter	CMOS
Peak to peak jitter	70ps	42ps	=	-	11.60ps	27.80ps	-	Technology	32bps

C. Voltage Controlled Oscillator (VCO)

A VCO is divided into two main parts i.e. Current starved VCO (CSVCO) and LC coupled or source coupled VCO (LCVCO). In the basic building blocks of phase locked loop circuits VCO works as the heart of the circuits. The conventional diagram of current starved VCO is shown in Fig. 2. The circuit includes two parts, the inverter stage and current starving circuits. The design intention of these circuits is to reduce power and phase noise of the CSVCO with a desired frequency of oscillation, subjected to physical constraint. This circuit functions is same as a ring oscillator, here various stages i.e. three, five, seven stages etc, ring oscillator is used and a control voltage (Vctrl) is inputted with a supply voltage of 1-2 V applied in the circuits which extremity the current available to the inverter circuits. In other words, the inverter is starved for current. The oscillation frequency of current starved VCO for 'N' is represented as

$$f = \frac{1}{2N\Gamma} \tag{1}$$

Where f is the frequency of oscillation of CSVCO and $\Gamma = t_1 + t_2$ and N is the number of stage.

To determine the total capacitance equation of CSVCO is represented as

$$C_{tot} = C_{out} + C_{in}$$

$$(2)$$

$$C_{tot} = C_{ox}(W_{p}L_{p} + W_{n}L_{n}) + \frac{3}{2}C_{ox}(W_{p}L_{p} + W_{n}L_{n})$$

$$C_{total} = \frac{5 \cdot C_{ox}(W_{p}L_{p} + W_{n}L_{n})}{2}$$
(3)

Where C_{ox} is the oxide capacitance and W_p & W_n are the width of PMOS and NMOS respectively, L_p & L_n are the length of PMOS and NMOS respectively [19][21]




Fig. 4. Conventional current starved VCO [22]

Fig.4 shows the conventional current starved voltage controlled oscillator which consists of input stage where the controlled voltage Vctrl is provided followed by odd number of inverter stage i.e. three, five, seven etc. along with the output stage which output voltages is feedback to the phase detector circuits. In the design of Phase Locked Loop one more VCO is used i.e. LC Voltage Controlled Oscillator or source coupled VCO in which Current Starved VCO results the better phase noise with low power consumption. A VCO control signal is an often used external acquisition aid, while the PLL is not phase locked as the output of the VCO is fed to the phase detector circuit which helps to locked the phase with suppressed jitter. It is widely used in various applications such As in control system and wireless communication.

ISSN: 2278-0181

IV. CONCLUSION

Here in this paper a comparative study is done on various trends in Phase Locked Loop. At the end we conclude that we found that the Digital phased locked loop have result in good phase noise performance with low power consumption with improved tuning range as compared to other phased locked loop circuits Phase locked loop have vast application like communication, networking, control system and also our daily life. Already we design and simulate phase locked loop in different paper about three, five and seven stage current starved voltage controlled oscillator. Here we include how PLL increase in technology day by day. Three components are needed to make a PLL design which is phase detector, loop filter, VCO. The voltage controlled oscillator contain huge range of bandwidth which is used for many wireless application such as transmitter, receiver etc.

REFERENCES

- Shao-Ku Kao and Fu-Jen Hsieh "A fast-locking PLL with all-digital locked-aid circuit" International Journal of Electronics, 2013 Vol. 100, No. 2, 245–258
- [2] Prakash Kumar Rout et.al, "Analysis and design of 1 GHz PLL for fast phase and frequency acquisition" Int. J. Signal and Imaging Systems Engineering, Vol. 7, No. 1, 2014.
- [3] Mahmoud Abdellaoui et.al "A new model of an inverse sine phase to design ISPD PLL demodulator without using any filters" Int. J. Electron. Commun. (AEÜ) 61 (2007) pp 10 21.
- [4] Jacquemod, Gilles, et al. "Design and modelling of a multi-standard fractional PLL in CMOS/SOI technology." Microelectronics Journal 39.9 (2008): 1130-1139.
- [5] Wang, Chua-Chin, et al. "An 80MHz PLL with 72.7 ps peak-to-peak jitter." Microelectronics journal 38.6 (2007): 716-721
- [6] Stensby, John. "VCO sweep-rate limit for a phase-lock loop." Journal of the Franklin Institute 346.3 (2009): 223-236.
- [7] Cheng, Kuo-Hsing, Wei-Bin Yang, and Chun-Fu Chung. "A low-power high-driving ability voltage control oscillator used in PLL." International journal of electronics 91.6 (2004): 361-375.
- [8] Chi, Baoyong, et al. "A 2.4 GHz 6.6 mA fully differential CMOS PLL frequency synthesiser." International Journal of Electronics 96.Vol.10 (2009): 1039-1056.
- [9] De, B., and B. C. Sarkar. "Nonlinear dynamics of a nonlinear amplifier-based delayed PLL incorporating additional phase modulator." International Journal of Electronics 95.9 (2008): pp 939-949
- [10] Mandal, M. K., and B. C. Sarkar. "Characteristics of a variable length ring oscillator and its use in PLL based systems." International journal of electronics 93.1 (2006): pp 29-40.
- [11] Dejun, Li, and Pei Zhen. "Research of true random number generator based on PLL at FPGA." *Procedia Engineering* 29 (2012): pp 2432-2437.
- [12] Lindsey WC, Simon MK. Telecommunication systems engineering. Englewood Cliffs, NJ: Prentice-Hall Inc.; 1973.
- [13] Bregni S. Synchronization of digital networks. 1st ed. England: John Wiley & Sons; 2002.
- [14] Sarkar BC, De B, Sarkar S. Structure and performance of a new data clock time recovery phase locked loop. Indian J Eng Materials Sci 1996;3(5):185–90
- [15] Frequency agile jitter measurement system. Application Note 1267. Santa Clara, CA, USA: Agilent Technologies. 2005

- [16] Hati, Manas Kumar, and Tarun Kanti Bhattacharyya. "A high o/p resistance, wide swing and perfect current matching charge pump having switching circuit for PLL." Microelectronics Journal 44.8 (2013): pp 649-657.
- [17] Oded Yaniv and Dan Raphaeli, "Near-Optimal PLL Design for Decision-Feedback Carrier and Timing Recovery." Published in IEEE Trans. On communication, vol 49, no 9 september 2001.
- [18] B. Suresh, V. Vishwanathan, R.S. Krishnan and H.S. Jamadagni, "APPLICATION OF ALPHA POWER LAW MODELS TO PLL DESIGN METHODOLOGY." Published in Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design (VLSID'05) 1063-9667/05 \$20.00 © 2005 IEEE.
- [19] Suraj Kumar Saw, Vijay Nath "Low power low noise current starved VCO for PLL" in IEEE international conference on computing, communication & automations (ICCCA) organized by school of computing science and engineering galgotia university greater noida india from 15-16 may 2015 pp 1252-1255.
- [20] Deepika Ghai, Neelu Jain"All-Digital Phase Locked Loop (ADPLL) -A Review"in International Journal of Electronics and Computer Science Engineering. Vol 2 no 1, pp 94-101
- [21] A.prajapati, P.P Prajapati "analysis of current starved VCO using 45nm CMOS Technology" IJAREEIE vol.3, issue, march 2014.
- [22] Suraj Kumar Saw, Vijay Nath" Performance Analysis of Low Power CSVCO for PLL Architecture" in 2nd IEEE international conference on advance in computing and communication engineering (ICACCE) organized by dept. of ECE tula's institute dehradun india from 1-2 may 2015 pp 370-373.
- [23] Chia-Tsun Wu, Wen-Chung Shen, Wei Wang and An-Yen Wu, "A Two-Cycle Lock-In Time ADPLL Design Based on a Frequency Estimation Algorithm," IEEE Transaction on Circuits and Systems-II, vol.57, no.6, pp.430-434, June 2010.
- [24] Ping-Hsuan Hsieh, Jay Maxey and Chih-Kong Ken Yang, "A Phase-Selecting Digital Phase-Locked Loop With Bandwidth Tracking in 65 nm CMOS Technology," IEEE Journal of Solid-State Circuits, vol. 45, no.4, pp.781-792, April 2010.
- [25] Liangge Xu, Saska Lindfors, Kari Stadius and Jussi Ryynanen, "A 2.4-GHz Low-Power All-Digital Phase-Locked Loop," IEEE Journal of Solid-State Circuits, vol.45, no.8, pp.1513-1521, Aug 2010.
- [26] Davide Tasca, Marco Zanuso, Giovanni Marzin, Salvatore Levantino, Carlo Samori and Andrea L. Lacaita, "A 2.9-4.0-GHz Fractional-N Digital PLL With Bang-Bang Phase Detector and 560-fsrms Integrated Jitter at 4.5-mW Power," IEEE Journal of Solid-State Circuits, vol.46, no.12, pp.2745-2758, Dec 2011.
- [27] Wenjing Yin, "A 0.7-to-3.5 GHz 0.6-to-2.8mW Highly Digital Phase-Locked loop With Bandwidth Tracking," IEEE Journal of Solid-State Circuits, vol. 46, no. 8,pp.1870-1880, Aug 2011
- [28] Young-Hun Seo, Seon-Kyoo Lee and Jae-Yoon Sim, "A 1-GHz Digital PLL With a 3-ps Resolution Floating-Point-Number TDC in a 0.18µm CMOS," IEEE Transactions on Circuits and Systems-II, vol.58, no.2, pp.70-74, Feb 2011.
- [29] Xin Chen, Jun Yang and Long-Xing Shi, "A Fast Locking All-Digital Phase-Locked Loop via Feed-Forward Compensation Technique," IEEE Transactions on Very Large Scale Integration(VLSI) Systems, vol.19, no.5, pp.857-868, May 2011.
- [30] Chao-Ching Hung and Shen-Iuan Liu, "A 40-GHz Fast-Locked All-Digital Phase-Locked Loop Using a Modified Bang-Bang Algorithm," IEEE Transactions on Circuits and Systems-II, vol.58, no.6, pp.321-325, June 2011.
- [31] Deok-Soo Kim, Heesoo Song, Taeho Kim, Suhwan Kim and Deog-Kyoon Jeong, "A 0.3-1.4 GHz All-Digital Fractional-N PLL with Adaptive Loop Gain Controller," IEEE Journal of Solid-State Circuits, Vol.45, no.11, pp.2300-2311, Nov 2010.