

Multiple Valued and Pass Transistor Logic Based 2 To 4 Decoders using MOS Like GNRFET

Anshul Kumar Singh¹

M. Tech Research Scholar

R.B.S. Engineering Technical Campus Bichpuri Agra,
U.P., India

Dr. Nitin Agarwal²

Department of Electronics and Communication
Engineering

R.B.S. Engineering Technical Campus Bichpuri Agra,
U.P., India

Abstract— Additionally, this thesis uses GNRFET technology for line decoders 2 to 4, and 4 to 16 mode in addition to the fundamental transmission gate logic (FTG), the pass transistor dual-value logic, and the base CMOS logic. Constant and flexible 15T (high performance) designs (low power benefit) as well as constant and flexible 14T (low power) designs are analyzed and assessed. Graphene Nano Ribbon Field Effect Transistor, also known as GNRFET, is a viable alternative to bulk MOSFETs because of its superior performance compared to bulk MOSFETs.

GNRFET's small channel has been demonstrated to have less impact, and the decoders' performances are on par with those of their MOSFET counterparts. Using 32nm as the number of technology nodes in the design results in power loss and unnecessary switching in the circuit. In general, the circuit performs better with smaller delays, larger amounts of power, power dissipation, and delay, and the same amount of power dissipation.

Keywords: GNRFET, 32nm, Decoder, Mixed Logic, TGL, DVL

I. INTRODUCTION

When a large number of transistor-based circuits are combined onto a single chip, this technique is known as "Large Scale Integration." To put it simply, the microchip is a VLSI device. Nowadays, the VLSI model is employed in the fabrication of all of the semiconductors. Current technology has moved from huge transistors on a chip to the production of a microchip with a large number of gates and billions of small transistors.

Because of this change in thinking, it may be used in areas such as superior registering and communication frameworks, nonpartisan systems, wafer-scale mix, microelectronic frameworks, and creative work. These chip-driven gadgets are thus in high demand now and into the future. The size, power, and effectiveness of the system must be decreased to fulfill these constraints. As a consequence, the design of both simple and sophisticated circuits has grown more concerned with dispersing power.

The lack of short out current in prior strategies for expanding the area of a fan-out tree has been proven to result in excessive power consumption. For example, the absolute dynamic mode power utilisation of the combinational circuits is lowered by up to 55 percent, 29 percent, and 53 percent when compared to circuits built in CMOS or GNRFET technology while preserving equivalent information security and speed. The overwhelming majority of logic gates in integrated circuits are static CMOS circuits. You can get great

performance, noise reduction, device variety, and correlated nMOS/pMOS pull down/pull up with these systems. A dependable operation can be accomplished at low voltages and tiny transistor sizes thanks to CMOS logic's power versus voltage scaling and transistor estimation. Transistor gates are the sole links between information streams, reducing plan uncertainty and allowing for cell-based logic to be mixed and organised more freely. Many structural kinds were suggested in the 1990s as an alternative to CMOS logic in order to improve speed, power, and zone. Pass-transistor logic was one of them. Because of the fundamentally different layout, the inputs are connected to both the transistor gates and the source/drain dispersion terminals.

Pass transistor circuits are implemented using nMOS/pMOS pass transistors or transmission gates, which are parallel sets of nMOS and pMOS. A mixed-logic plan technique for line decoders is developed in this work, which combines several logic gates into a single circuit in order to obtain greater performance than single-style designs. [Eight] There are a variety of applications for line decoders, including memory displays, multiplexing systems, and the use of Boolean logic abilities. Only a tiny percentage of the writing time is devoted to simplifying them, with some steady improvement. A "normal decoder" is a non-inverting decoder, although

II. IMPLEMENTATION

The circuits were created using the HSPICE software programme, which used a library from the GNRFET Spice model (see link below). <https://nanohub.org/resources/17074> In the 22nm model, the model file is utilized. Table 1 lists a few of the criteria that were taken into account to enhance the results and circuit performance.

TABLE I. GNRFET PARAMETER

Parameter	Value
Length of Channel	22nm
nRib	1
n	6
Tox	0.95nm
sp	2nm
dop	0.001
p	0




Fig. 1. GNRFET 14T Decoder proposed

Figure 1 depicts a 2 to 4 decoder fabricated in 22nm utilising GNRFET Technology in the MOS Like GNRFET Mode. Among the most essential characteristics in logic circuit design are T_{ox} , which stands for dielectric thickness, sp , which stands for spacing between GNRs, p , which stands for edge roughness, and $nrib$, which stands for ribbon count. The GNRFET-based inverted type 14T decoder is seen in Fig. 2 as well.




Fig. 2. Inverted 14T 2 to 4 decoder using GNRFET




Fig. 3. GNRFET 15T Decoder proposed

In Fig. 3, a two-input 2 to 4-decoder using GNRFET Technology in 22nm is shown in MOS like GNRFET Mode, and in Fig. 4, it is shown in inverting mode. This figure depicts the 15 T, in which the DO portion is mostly implemented in CMOS logic and the remainder in DVL/TGL mixed valued logics.




Fig. 4. GNRFET 15T inverted Decoder proposed




Fig. 5. GNRFET Proposed 4 to 16 inverting decoder (14T)

On the basis of the 14T standard, a proposed 4 to 16 inverting decoder using GNRFET technology is shown in Figure 5. The short gate decoders in 14t and 15t mode are then utilised to construct an inverted 4 to 16 decoder based on GNRFETs, as seen in Figs. 3 and 4. The NAND gates are employed in CMOS logic for GNRFETs, as illustrated in Figs. 3 and 4. In order to acquire the 16 outputs I0 to I16, the following steps must be taken. Fig. 6 depicts a non-inverting circuit architecture in which NOR gates are also used in conjunction with a GNRFET device.




Fig. 6. GNRFET Proposed 4 to 16 normal (14T)




Fig. 7. Proposed 4 to 16 decoder based on GNRFET (15T)

Figure 7 depicts a proposed 4 to 16 decoder based on GNRFET Technology operating in High Performance mode; the operation is identical to that of the MOSFET counterpart previously addressed. Figure 8 depicts a non-inverting or normal decoder for the 15T signal.




Fig. 8. GNRFET Proposed 4 to 16 normal (15T)

III. RESULT

The results of the simulation are reported in this section. When GNRFET-based circuits are compared to MOS-based decoders, the improvement in practically all parameters for GNRFET-based circuits is displayed in tabular form in Table 4.2. According to Table 1, the performance characteristics of MOSFET-based 2 to 4 normal decoders and the proposed GNRFET-based 2 to 4 normal decoders are compared. Average power, delay, power delay product, and power dissipation are all measured.

TABLE II. SIMULATION RESULTS TABLE FOR 2 TO 4 DECODERS AND 4 TO 16 INVERTED DECODERS

Normal Decoder	14T MOSFET Decoder 2to4	14T GNRFET Decoder 2to4 Proposed	15T MOSFET Decoder 2to4	15T GNRFET Decoder 2to4 Proposed
Average Power(w)	6.58E-08	2.46E-10	7.27E-08	2.79E-10
Delay(s)	8.23E-08	8.21E-08	8.22E-08	8.21E-08
PDP(J)	5.41E-15	2.02E-17	5.98E-15	2.29E-17
Power Dissipation(w)	2.12E-08	2.27E-11	2.12E-08	3.22E-11
Inverted	14T MOSFET Decoder 4to16	14T GNRFET Decoder 4to16 Proposed	15T MOSFET Decoder 4to16	15T GNRFET Decoder 4to16 Proposed
Average Power(w)	3.24E-07	1.45E-09	3.70E-07	1.50E-09
Delay(s)	8.17E-08	8.18E-08	8.17E-08	8.18E-08
PDP(J)	2.65E-14	1.19E-16	3.02E-14	1.23E-16
Power Dissipation(w)	9.30E-08	3.33E-10	9.30E-08	3.52E-10

Table 2, on the other hand, displays outcomes based on performance measures. The average power, delay, PDP, and power dissipation of the remaining circuits are shown in the table below

TABLE III. RESULTS FOR 2 TO 4 INVERTED DECODERS AND 4 TO 16 NON INVERTED DECODERS

Inverted	14T MOSFET Decoder 2to4	14T GNRFET Decoder 2to4 Proposed	15T MOSFET Decoder 2to4	15T GNRFET Decoder 2to4 Proposed
Average Power(w)	1.47E-07	1.47E-08	1.78E-07	1.54E-08
Delay(s)	2.00E-08	2.00E-08	2.00E-08	2.00E-08
PDP(J)	2.95E-15	2.95E-16	3.57E-15	3.09E-16
Power Dissipation(w)	5.24E-08	5.09E-11	5.25E-08	4.98E-11
Normal Decoder	14T MOSFET Decoder 4to16	14T GNRFET Decoder 4to16 Proposed	15T MOSFET Decoder 4to16	15T GNRFET Decoder 4to16 Proposed
Average Power(w)	1.30E-05	2.54E-06	1.30E-05	2.55E-06
Delay(s)	3.02E-08	3.00E-08	3.04E-08	3.00E-08
PDP(J)	3.92E-13	7.61E-14	3.96E-13	7.63E-14
Power Dissipation(w)	1.57E-07	1.72E-10	1.57E-07	1.70E-10




Fig. 11. PDP with proposed GNRFET based Decoder 2 to 4 mode




Fig. 12. Power Dissipation with proposed GNRFET based Decoder




Fig. 9. Average Power Comparison with propose GNRFET Decoder

The performance metrics findings for the decoder in 2 to 4 mode in non-inverting mode are shown in Fig. 9 to Fig. 12, respectively. It demonstrates that the parameters have been improved while maintaining about the same latency, extremely low power, and PDP.




Fig. 10. Delay Comparison with proposed GNRFET based Decoder




Fig. 13. Average Power Comparison with proposed GNRFET based Decoder




Fig. 14. Delay Comparison with proposed GNRFET based Decoder




Fig. 17. Average Power Comparison with proposed GNRFET based Decoder




Fig. 15. PDP Comparison with proposed GNRFET based Decoder




Fig. 18. Delay Comparison with proposed GNRFET based Decoder




Fig. 16. Power Dissipation Comparison with proposed GNRFET based Decoder




Fig. 19. PDP Comparison with proposed GNRFET based Decoder 2 to 4 inverting mode

The performance metrics findings for the decoder in 4 to 16 mode in inverting mode are shown in Fig. 13 to Fig. 16, respectively. It demonstrates that the parameters are improved with extremely low power dissipation and PDP, but that the latency is prolonged.




Fig. 20. Power Dissipation Comparison with proposed GNRFET based Decoder 2 to 4 inverting mode

The performance metrics findings for the decoder in 2 to 4 mode in inverting mode are shown in Fig. 17 to Fig. 20, respectively. Although the parameters are improved because to the low power dissipation and PDP, the latency is increased, and the delay is essentially same in both cases.




Fig. 21. Average Power Comparison with proposed GNRFET based Decoder 4 to 16 non inverting mode




Fig. 22. Delay Comparison with proposed GNRFET based Decoder 4 to 16 non inverting mode




Fig. 23. PDP Comparison with proposed GNRFET based Decoder 4 to 16 non inverting mode




Fig. 24. Power Dissipation Comparison with proposed GNRFET based Decoder 4 to 16 non inverting mode

The performance metrics findings for the decoder in 4 to 16 mode in non-inverting mode are shown in Fig. 21 to Fig. 24, respectively. Although the parameters are improved because to the low power dissipation and PDP, the latency is increased, and the delay is essentially same in both cases.

IV. CONCLUSION

The aims of this thesis are met by providing a decoder with GNRFET that has better average power and latency over the previous decoders. In addition, the power dissipation is improved by using GNRFETs instead of MOS transistors. When employing MOS devices like as GNRFETs at 22nm, the short channel effects are decreased. Because of the ribbon shape of GNRFETs, they promise to be superior low-power devices and, As a result, a great alternative for the traditional MOSFET in shorter technological lengths, notably beyond 22nm. When compared to its MOS equivalents in decoders, the average power circuit is improved by 93.9 percent, propagation latency is improved by 92.5 percent, and power dissipation is approximately the same but improved by 99.9 percent

V. REFERENCES

- [1] D. Balobas et. Al. "Design of Low Power, High Performance 2-4 and 4-16 Mixed-Logic Line Decoders" 1549-7747 (c) pp. 1549-7747 2015 IEEE.
- [2] B. Madhuri et al. "Design of Low-Power High-Performance 2-4 and 4-16 Mixed-Logic Line Decoders" IJPRES Volume 9 /Issue 5 / MAR pp-282-292 2018.
- [3] D Komali et al. "Design of Low-Power High-Performance 2-4 and 4-16 Mixed Logic Line Decoders" /IJRCCE. pp.1613-1619 2018.0602076
- [4] P.Ramakrishna et al. "DESIGN OF LOW POWER HIGH PERFORMANCE 4 -16 MIXED LOGIC LINE DECODER" ISSN (PRINT): 2393-8374, (ONLINE): 2394-0697, VOLUME-5, ISSUE-4, pp. 344-349 2018
- [5] SOUMEN MOHAPATRA "An Optimization of 16x16 SRAM Array for Low Power Applications" Rourkela pp.28-39 2015
- [6] Y. Syamala et al. "DESIGN OF LOW POWER CMOS LOGIC CIRCUITS USING GATE DIFFUSION INPUT (GDI) TECHNIQUE" (VLSICS) Vol.4, No.5, October pp.90-95 2013
- [7] G. Deepika et al. "A LOW POWER CMOS ANALOG CIRCUIT DESIGN FOR ACQUIRING MULTICHANNEL EEG SIGNALS" (VLSICS) Vol.6, No.1, February pp.25-37 2015
- [8] Saikiran Sudhakar et al. "A New Approach for Low Power Decoder for Memory Array" Indian Journal of Science and Technology2 Vol 9 (29) | August pp.2-4 2016
- [9] Pranay Kumar Rahi et al. "DESIGN AND SIMULATION OF 2-TO-4 DECODER USING 22nm, 45nm AND 65nm CMOS TECHNOLOGY" (IJSRET), ISSN 2278 – 0882 Volume 4, Issue 3, March pp.270-273 2015
- [10] Ku. Priyanka et al. "DESIGN OF LOW-POWER 2-4 MIXED-LOGIC LINE DECODERS WITH CLOCK BASED TECHNIQUE" IRJET Volume: 05 Issue: 05 | May-pp.2785-2789 2018
- [11] Nakka Shekhar et al. "Design of Low Power, High Performance 2-4 and 4-16 Mixed-Logic Line Decoders"ijmetmr pp.338-345 2016
- [12] S. HAMEEDA NOOR et al. "LOW POWER HIGH PERFORMANCE DECODER USING SWITCH LOGIC" ijjetj pp. 1-5 2018
- [13] K.ASHOK KUMAR et al. "Designand Analysis of 4x1 MUX and 2x4 Decoder Circuits using Hybrid SET-CMOS" pp. 0034-0039 2015 IJIT
- [14] Daya Nand Gupta et al. "Design and Simulation of 2:4 Decoder using Hybrid SetMOS Technology" International Journal of Computer Applications (0975 – 8887) Volume 133 – No.1, January pp.1-7 2016
- [15] G. KIRAN et. Al. "Design of Area Efficient High-Performance 2-4 and 4-16 Mixed-Logic Line Decoders" INTERNATIONAL JOURNALOF PROFESSIONAL ENGINEERING STUDIES Volume9/Issue4/DEC2017 IJPRES pp. 326-332