Minimization Of THD Using A 5-Level Three-Phase Cascaded Hybrid Multilevel Inverter

Uma Shankar Patel ¹ Dhaneshwari Sahu ² Amit Gupta ³
ME Scholar* Power Electronics, AsstProf. Electrical Engg Dept., Asst Prof. ET&T Dept.
RITEE, Raipur (C.G.) RITEE, Raipur (C.G.) RITEE, Raipur (C.G.)

Abstract
The Multilevel Inverter topology gives the advantages of usage in high power and high voltage application with reduced harmonic distortion without a transformer. This paper shows 5-level Cascaded H- bridge multilevel inverter minimizing the total harmonic distortion. Variation of angles with modulation index is observed and THD is calculated for selected modulation indexes and all attempts are made so as to get lowest THD. Results are simulated in PSIM environment.
Index Terms – Cascaded H-bridge multilevel inverter, THD, Switching angle, PSIM

1 INTRODUCTION
The increase of the world energy demand has entailed the investment of huge amounts of re-sources, economical and human, to develop new technologies capable to produce, transmit and convert all needed electric power. In addition, the dependence on fossil fuels and the progressive increase of its cost lead to appearance of new cheaper and cleaner energy resources not related to fossil fuels. In ultimate decades, renewable energy resources have been the focus for researchers, and different families of power converters have been designed to integrate these types of sup-piles into the distribution grid.

Therefore, power electronic converters have the responsibility to carry out these tasks with high efficiency. At each of these stages rapid development of the power electronic lead to implementation of new power converter topologies and semiconductor technologies. A continuous race to develop higher-voltage and higher-current power semiconductors to drive high-power systems still goes on. In this way, the last-generation devices are suitable to support high voltages and currents (around 6.5 kV and 2.5 kA). However, currently there is tough competition between the use of classic power converter topologies using high-voltage semiconductors and new converter topologies using medium-voltage devices. These two con-cepts are shown in Fig. 1.1, where multilevel converters built using mature medium-power semiconductors are competing with classic power converters using high-power semiconductors that are under continuous development and not mature. Indeed, multilevel converters using more switching components can be both cheaper and more reliable than standard two-level solution with rare and more expensive components. In addition, multilevel solution requires smaller filter to satisfy power quality requirements, which can be significant item in high-power range. Nowa-days, multilevel converters are a good solution for power applications because they can achieve high power using mature medium-power semiconductor technology, covering power range from 1 MW to 30 MW.

Fig 1-1 Classic two-level versus common multilevel power converters

Moreover, multilevel converters present several other advantages:
• Generate better output waveforms with a lower dv/dt than the standard converters (power quality).
• Increase the power quality due to the great number of levels of the output voltage: in this way, the AC side filter can be reduced, decreasing its costs and losses (low switching
losses).
- Can operate with a lower switching frequency than two-level converters, so the electromagnetic emissions they generate are weaker, making less severe to comply with the standards (EMC).

Can be directly connected to high voltage sources without using transformers; this means a reduction of implementation and costs.

The main disadvantages of this technique are:
- Larger number of semiconductor switches required increasing complexity compared to the two-level solution.
- Capacitor banks or insulated sources are required to create the dc voltage steps.

Multilevel converters are a viable solution to increase the power with a relatively low stress on the components and with simple control systems. The increase of maximum output voltage and number of levels is shown in Fig 1.1. for two-, three- and four-level inverter with equal dc voltages applied to three-phase star-connected load. To some extent, the structure was born from the previous idea of series switch connection, with a significant modification that voltages across the switches need to be determined (fixed). This concept can be clearly seen for the simplest diode-clamped multilevel inverter shown in Fig. 3-20 (a). Capacitor voltages can be fixed in a simple manner by connection of separate dc sources. If numerous isolated sources are not easily available, the dc bus voltage is split in several equal steps respectively by capacitor banks which need to be held equal by closed-loop control. It should be noted that before the introduction of the multilevel inverters high-power converters were typically realized by current source inverters, increasing the current ratings instead of voltage.

II TYPES OF MULTILEVEL INVERTER

The most common multilevel converter topologies are:

1) Diode clamped
2) Flying capacitor
3) Cascade Topology

In addition, numerous topologies exist, derived by these basic types by varying or cascading them. In should be emphasized that in general all types of multilevel converters can produce the same voltage output, but with significant difference in number of switches, there topology, average voltage /current, complexity control etc.

2.1 DIODE CLAMPED MULTILEVEL INVERTER

The main concept of this inverter is to use diodes to limit the power devices voltage stress. The voltage over each capacitor and each switch is Vdc. An n level inverter needs (n-1) voltage sources, 2(n-1) switching devices and (n-1) (n-2) diodes. 5-level diode clamped multilevel inverter.

In a 5-level diode clamped multilevel:

n=5 , Therefore:
Number of switches=2(n-1) =8
Number of diodes= (n-1) (n-2) =12
Number of capacitors= (n-1) =4

A 5-level diode clamped multilevel inverter is shown in Fig. 3-20. Switching states are shown in Table.1. For example to have Vdc/2 in the output, switches S1 to S4 should conduct at the same time. For each voltage level four switches should conduct. As it can be seen in Table.1 the maximum output voltage in the output is half of the DC source. It is a drawback of the diode clamped multilevel inverter. This problem can be solved by using a two times voltage source or cascading two diode clamped multilevel inverters.

Fig.2.1 5 Level Diode Clamped Multilevel inverter
2.2 FLYING CAPACITOR MULTILEVEL INVERTERS

This inverter uses capacitors to limit the voltage of the power devices. The configuration of the flying capacitor multilevel inverter is like a diode clamped multilevel inverter except that capacitors are used to divide the input DC voltage. The voltage over each capacitor and each switch is \( V_{dc} \).

**5-level flying capacitor multilevel inverter**

\( n=5 \), Therefore:
- Number of switches=8
- Number of capacitors= 10

Fig.2.2 shows a five level flying capacitor multilevel inverter. The switching states in this inverter are like in the diode clamped multilevel inverter. It means that for each output voltage level 4 switches should be on.

![Fig 2.2 level Flying Capacitor Multilevel inverter](image)

2.3 CASCADED H-BRIDGE MULTILEVEL INVERTER

The concept of this inverter is based on connecting H-bridge inverters in series to get a sinusoidal voltage output. The output voltage is the sum of the voltage that is generated by each cell. The number of output voltage levels are \( 2n+1 \), where \( n \) is the number of cells. The switching angles can be chosen in such a way that the total harmonic distortion is minimized. One of the advantages of this type of multilevel inverter is that it needs less number of components comparative to the Diode clamped or the flying capacitor, so the price and the weight of the inverter is less than that of the two former types.

**5-level Cascaded H-bridge multilevel inverter**

The output voltage of this inverter has 5 levels like in the previous multilevel inverters. This inverter consists of two H-bridge inverters that are cascaded. For a 5-level cascaded H-bridge multilevel inverter 8 switching devices are needed.

![Fig 2.3 Cascaded H bridge Multilevel inverter](image)

The DC-DC converter output is fed to a Multilevel inverter where it gives 3 level output then it fed to Full bridge inverter which invert the positive 3 level output of Multilevel inverter for a negative cycle and make it a 5 level ac output .Filter is designed and connected across load of a full bridge inverter in order to reduce the dc content in output and to make the output voltage more sinusoidal. The simulation model of the inverter is shown in fig. The simulation parameters are tabulated in Table 1 The inverter output voltage is shown in Fig. 2.5
Fig. 2.4 5 level Multilevel Inverter with 8 switches

Table 1 Switching Pattern of Proposed Multilevel Inverter

<table>
<thead>
<tr>
<th>Vd</th>
<th>S1</th>
<th>S2</th>
<th>S3</th>
<th>S4</th>
<th>S5</th>
<th>S6</th>
<th>S7</th>
</tr>
</thead>
<tbody>
<tr>
<td>+200</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>+100</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>-100</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>-200</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

III PROPOSED TOPOLOGY OF MULTILEVEL INVERTER

Fig. 2.5 Shows Five level Output of Multilevel Inverter

Fig 3.1 PSIM Model of Grid Connected Components

Fig 3.2 Gate pulse switching pattern for Multilevel inverter

Fig 3.3 Output Voltage Waveform

Fig 3.4 PI Controller Output Waveform

Fig 3.5 Closed loop Switching in Full Converter
Table 2 Inverter Simulation Parameter

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>R</td>
<td>15Ω</td>
</tr>
<tr>
<td>L</td>
<td>600mH</td>
</tr>
<tr>
<td>$C_A, C_B$</td>
<td>470μF</td>
</tr>
<tr>
<td>$m_A$</td>
<td>0.9</td>
</tr>
</tbody>
</table>

It can be observed from fig. that the output voltage of the inverter varies between $+V_{dc}/2$ and $-V_{dc}/2$ wherein the frequency of the fundamental component is same as that of $V_{control}$.

**IV CONCLUSION**

The implementation in a cascaded multilevel inverter shows a simple way to get the desired output voltage with minimum THD and low switching losses. PSIM is used for implement this model. This paper can be extended further by increasing the number of levels in multilevel inverter then we improve efficiency and reduce switching losses and THD also.

**V REFRENCES**


