Low Power Area Efficient CMOS Differential Logic Adder With Delay Reduction

R. Ramesh PG Scholar, Department of EEE, Hindusthan College Engineering and Technology, Coimbatore, Tamilnadu, India

Abstract—In this paper, a set of CMOS differential logic circuits are introduced for use in low-power application. Power dissipation is one of the most important design objectives in integrated circuits, after speed. As adders are the most widely used components in such circuits, a new BEC based CSLA adder has been proposed which performs fast addition, while maintaining low power consumption, delay and less area. The comparison results indicate that the BEC based CSLA adder with the proposed logic family offers nearly 77% power reduction, nearly 90% less delay and nearly 62% less area, compared with that of the conventional logic. This work mainly focuses on implementing the 64 bit BCDL adder. The proposed design has been developed using VHDL and results synthesized in Xilinx ISE.

Keywords— CSLA, Low power, Area efficient, Voltage Boosting, BCDL, BEC, DCVS.

I. INTRODUCTION

The requirement of low power consumption in modern portable devices like Mobile phones and portable PCs are increased today. The major problem in these devices is their power consumption. So the trends in the reduction of power consumption are developed. One way to reduce the power consumption is lower the supply voltage. The previous chip designs are developed with 5V is the input and referred as 'logic 1'. Nowadays this 5V is reduced to minimum 1.2-2V range. In the extreme case, circuits can be made to be operated in the subthreshold region for maximum energy efficiency.

The approach only used in low end-design because it is limited where speed is a secondary concern, because of severe speed degradation due to temperature and threshold voltage variations. For medium- and high end designs, where speed performance and energy efficiency are both important. As the supply voltage scales down toward the threshold voltage, the speed performance is still degraded of conventional CMOS circuits, such as static CMOS logic, differential cascode voltage switch (DCVS) logic [5] [see Fig. 1(a)], and domino CMOS logic [see Fig. 1(b)] due to the reduced overdrive voltage (Vgs – Vth) of transistors.

CMOS bootstrapped dynamic logic (BDL) [8] [see Fig. 1(c)] was proposed, for fast logic operation at low supply voltage. To overcome the aforementioned problem, a bootstrapped CMOS large capacitive-load driver [7] was proposed. The switching speed is to improve low supply voltage by allowing the voltage of some internal nodes. A novel boosting CMOS differential logic style is proposed in this brief. Section II describes the Binary to Excess 1 converter operation of the proposed logic style. In Section III, Circuit

M. P. Viswanathan Assistant Professor, Department of EEE, Hindusthan College Engineering and Technology, Coimbatore, Tamilnadu, India.

structure and operation Section IV describes the simulation comparison of the proposed logic style.



Fig. 1. Conventional digital CMOS circuits. (a) DCVS. (b) Domino CMOS logic. (c) BDL.

Section V describes the experimental result for 64-bit adders as a design example to prove the practicality of the proposed logic style. Finally, we present the conclusion in Section VI.

Now a day our computers speed is fast high in terms of GHz. So conceptually we need to improve the speed for the given design by decreasing several numbers of stage or gates. The basic idea of this work is to use Binary to Excess-1 Converter (BEC) instead of RCA with in the regular CSLA to achieve lower area and power consumptions [1],[2],[6],[7]. the CSLA needs more area because of using multiples of Ripple Carry Adder for generating sum and carry on the dependency of carry input Cin=0 and Cin=1[5]. Then the final results of sum and carry are selected by the multiplexers from bit to bit going to increase. Finally reliable results at the output will depend upon the number of stages.

II. BEC

As stated above the main idea of this work is to use BEC instead of the RCA with C = 1 in order to reduce the area and power consumption of the regular CSLA. To replace the n-bit

RCA, an n+1 bit BEC is required. A structure of a 4-bit Binary to Excess-1 converter is shown in Fig. 2.



The basic function of the CSLA is obtained by using the 4bit BEC together with the mux. One input of the 8:4 mux [see Fig. 3] gets as it input (B3, B2, B1, and B0) and another input of the mux is the BEC output [1]. This produces the two possible partial results in parallel and the mux is used to select either the BEC output or the direct inputs according to the control signal Cin. The importance of the BEC logic stems from the large silicon area reduction when the CSLA with large number of bits are designed. The Boolean expressions of the 4bit BEC is listed as (note the functional symbols NOT, & AND, XOR)

X0 = ~B0 $X1 = B0 ^ B1$ $X2 = B2 ^ (B0 & B1)$ $X3 = B3 ^ (B0 & B1 & B2)$



Fig. 3. 4-bit BEC with 8:4 Mux

| Table .1.Function | Table of | the 4-bit BEC |
|-------------------|----------|---------------|
|-------------------|----------|---------------|

| B[3:0] | X[3:0] |
|--------|--------|
| 0000 | 0001 |
| 0001 | 0010 |
| 1 | : |
| | |
| 1110 | 1111 |
| 1111 | 0000 |

III. CIRCUIT STRUCTURE AND OPERATION

Fig. 4(a) shows a generic structure of the proposed boosted CMOS differential logic (BCDL). It consists of a voltageboosting block and a precharged differential logic block. The precharged differential logic block, which is composed of a differential logic tree with bottom transistor MN1, precharge transistors MP1 and MP2, and output inverters, receives the boosted voltage at NP and swiftly evaluates the output logic values. The voltage-boosting block, which is shown in the dotted box at the lower part of the circuit, is composed of transistors MN2, MN3, and MP3 and boosting capacitor CBOOT and is used to boost the voltage of NP below the ground.

Let us explain the operation of BCDL. It has two phases of operation, namely, a boosted evaluation phase and a precharge phase. The circuit is in the boosted evaluation when CLK is High, MN1 turns on and connects the differential logic tree to the voltage-boosting block.at the same time, NS is pulled down toward the ground, allowing NP and NT to be boosted below the ground by capacitive coupling through CBOOT. As shown in Fig. 4(b).When CLK changes to Low, the circuit goes into the Pre charged phase. During this phase MN1 is fully off. Precharge nodes P and PB in the differential logic block are then precharged to the supply voltage by MP1 and MP2, letting outputs OUT and OUTB identically low.





Fig. 4. Proposed BCDL. (a) structure. (b) operation.

At the same time, transistors MP3 and MN2 in the voltageboosting block turn on, allowing NS and NP to be high and low. When the supply voltage is applied across CBOOT a voltage is identical.

IV. SIMULATION COMPARISON

The Proposed BEC with CSLA system results are analyzed by Area, Delay and Power. In Fig .5 shows the Area analysis of proposed BEC with CSLA. The Area should be analyzed by total number of Gate count used in the System.

| | | | the set way | | _ |
|---------------------------------------|----------------|-------------|--------------|----------------------------|---------|
| | PROP | OSED Pr | oject Status | | |
| hoject File: | proposed ice | Cum | int State: | Placed and Routed | |
| Iodule Name: | mod_csa_64 | | • Enors: | No Enors | |
| arget Device: | xc2i600e-71g67 | 6.) | • Warnings: | 23.Warnings | |
| roduct ersion: | ISE, 8.1) | • Updated | | Mon Dec 2 19:59:53 2013 | |
| | Device | e Utilizati | on Summary | | |
| Logic Utilization | | Used | Available | Utilization | Note(s) |
| Number of 4 input LUTs | | 80 | 13.824 | 12 | |
| ogic Distributio | m | | | | |
| lumber of occupie | ed Slices | 40 | 6,912 | 15 | |
| lumber of Silices o slated logic | ontaining only | 40 | 40 | 100% | |
| lumber of Silces of reelated logic | ontaining | 0 |) 40 | ¢1 | |
| otal Number o | 4 input LUTs | 80 | 13,824 | 15 | |
| Number of bonded (OB) | | 168 | 510 | 32% | |
| otal equivalen or design | t gate count | 490 | | | |
| dditional JTAG gi 38 s | the count for | 8.064 | | | |

Fig. 5. Area Analysis

Then the Delay is analyzed by the synthesis report. As shown in Fig .6.

| State State State State | | | | | x |
|---|---|--|---|--|----------|
| | | | | | () () |
| 8800 PK | ? 🗛 🗛 | | | | |
| Timing Supparts | | | | | 1 |
| | | | | | |
| Speed Grade: -7 | | | | | |
| Minimum input a Maximum comput Maximum combina | NO pain ion prival time required tim tional path | before (ne after delay:) | clock: 3 clock: 10.765nz | o path found No path found | |
| Timing Details All values display Timing constraints Total number of | ed in nanose Default par paths / dest | econds () th analy tination | ts) Nis ports: | 104 / 14 | |
| Timing Detail: All values display Timing constraint: Total number of ; Delay: Source: Destination: | ed in nanose Default par paths / dest 10.765ns a<59> (B) s1<63> (1 | econds (; th analy; tination (Levels AD) PAD) | na) Pis ports: of Logi | 104 / 34 (c = 5) | |
| Timing Detail: All values display Timing constraint: Total number of y Delay: Source: Destination: Data Path: ac59> | ed in nances Default pat paths / dest 10.765ns a<59> (B) s1<63> (1 to s1<63> | econds () th analy, tination (Levels AD) PAD) | na) ports: of Logs | 104 / 36 c = 5) | |
| Timing Detail: All values display Timing constraint: Total number of ; Delay: Bource: Deta Path: ac55> Cellrin-Yout | ed in manness Default par paths / dest 10.765ms a<550 (F) sl<63> (f) to sl<63> fanout | econds () th analy, tination (Levels AD) PAD) Gate Delay | ns) ports: of Logi Net Delay | 104 / 54 σ = 5) Logical Name (Met Name) | |
| Timing Detail: All values display Timing constraint: Total number of y Delay: Source: Destination: Data Path: ac59> Celliin-Sout | ed in nanos Default par paths / dest 10.765ns a<55> (B) sl<63> (D) to sl<63> fanout | conde () th analy, tination (Levels AD) SAD) Gate Delay | ns) sis ports: of Logi Net Delay | 104 / 56 c = 5) Logical Name (Bet Name) | |
| Timing Detail: All values display Timing constraint: Total number of ; Delay: Source: Detay: Detay: Detay: Cellrin-Yout TB97:1-YO TIME:11-YO | ed in nanose Default par paths / dest 10.765cs (2) slc63> (1 to slc63> fanout 3 3 | conde () th analy; tination (Levels AD) PAD) Gate Delay 0.769 0.412 | ns) sis ports: of Logi Delay 1.188 | 194 / 36 c = 5) Logical Name (Met Name) 4.59 IBUF (n.59 IBUF) 10/10/fel/fel/ce) | |
| Timing Detail: All values display Timing constraint: Total number of Delay: Bource: Destination: Data Fath: ac59> Cellin->out INTF:1->0 INTF:1->0 | ed in nanose Default pat paths / dest 10.765ns ac550 (F) slc63> (f) to slc63> fanout 5 2 2 2 | cb analy tination (Levels AD) SAD) Gate Delay 0.769 0.418 | ns) sis ports: of Logi Delay 1.108 1.035 1.035 | 104 / 34 c = 5) <u>Logical Name (Det Name)</u> <u>a 59_1807 (a 59_1807)</u> ul/ul/f41/f1/carry1 (ul/ul/f41/c1) ul/ul/f41/f1/carry1 (ul/ul/f41/c2) | t and |

Fig. 6. Delay Analysis

The ISE software to generate a detailed Power Report that contains the following information Estimated total power consumption, Estimated power consumption on each supply rail, Device junction temperature, Power analysis are shown in Fig.7.

| The second | | | |
|--|---|---------|---|
| An of the last sector was | | | |
| 見聞 ビュー 目 日本子 学術 | | | |
| 1 | | | |
| Putope V Lann Jail Fran Jail | Parent Property | 1 Invi | 360 |
| Fixed - the | Text stand poor compto. | | 4 |
| Jacob 10 23 | A Development of the Contract of | | |
| nal line | T-00105 | | 10 |
| 2005 13 13 | feating. | 1 | E. |
| 14/mi 91 | | | 100 |
| Marine MS | las. | | |
| Ste Convisional 13 | fair - | 1.1 | |
| 1 | - Charles | | 18 |
| | | | |
| | TERO | | |
| | ipi: | | 1 |
| Ni A | Sector sectores | 100 | |
| Damp Part, Jant, Jen | American scale time. | | 104 |
| | Queroud VITALLOP. | | |
| 1 | | | |
| Setting the set of the | | | |
| ginim - Rhe | | | |
| Blaim -Blas -Blas | | | |
| 21x/w ≥31w +31ya +31ya | Deal-many. | | |
| 9 Invite = 9 Invi | Densi muse Espaini pa tariyentur | | ж |
| 3 Invie - 3 Invie + 3 Invie + 3 Invie + 3 Invie - | Decid many: Exactly a tau tappeter Salar rug | | ** |
| 2 In the ⇒ 3 tax + 2 tax + 2 tax + 2 tax + 2 tax + 3 tax + 3 tax + 3 tax + 3 tax + 4 tax + 4 tax + 4 tax + 4 tax + 4 tax + 4 tax + 3 tax | Denki many Linawi parto mpoton Salat may Carton | | 2 2 2 |
| 3 Torin 3 Torin 2 Torin - 2 Torin - 2 Torin - 2 Torin - 4 Toring - 4 Toring | Densi masee Estate (ja teo repreter Indon reg Carteg Tate (ja | | * ** |
| 2 Term 2 Term 2 Term 2 Term 2 Term 2 Term 4 Term | Denis marcy Estado (ne two reporter Informay Carteg Brishle | | 128 22 23 24 24 24 25 25 26 26 26 26 26 26 26 26 26 26 26 26 26 |
| 2 Intern - 3 Internet - 3 Internet - 3 Internet - 3 Internet - 3 Internet - 4 Internet - 4 Internet - 4 Internet - 4 Internet - 5 In | Bendimson Exceletion represent Sales req Contrag BenJik | | 128 25 25 25 |
| 2 31 km = 3 km + 2 km + 2 km + 2 km + 2 km + 3 km + 5 km + 1 km ² km + 1 km + 1 km + 1 km + 1 km + 1 km + 2 km + | Dendimony Exactlyn twenyster Baharmag Cart sag Broðik | | 22 22 23 23 25 25 25 25 25 25 25 25 25 25 25 25 25 |
| 214/m = 21 km = 21 km + 21 km + 21 km + 21 km + 21 km + 3 km/m → 1 km/m → 1 km/m → 1 km/m → 1 km/m → 1 km/m → 1 km → 1 | Bendimson Exceletion represen Salar rep Contrag Bet.5k | | 128 128 |
| 2 Interne 9 Date 9 Date + 2 Mat + 2 | Thereis many Estande (an two requestor andre req Con req Breach Towajie, Young Tanger | Cylap W | 25 25 175 |
| 2 Davine 2 Davine 2 Davine 2 Davine 1 Davine 3 Davine 9 Davine 4 Daving 4 Davi | The nair manage Encoded as two responders and arrivage Care teng The solution The source of the sour | Cşlap M | 25 25 175 |

Fig. 7. Power Analysis

The output result comparison of existing system BCDL and proposed system BEC with CSLA as shown in Table .2.

| System | Area | Delay(ns) | Power(mw) |
|------------------------|------|-----------|-----------|
| Conventional (BCDL) | 774 | 100.032 | 72 |
| Proposed (BEC-BCDL) | 480 | 10.535 | 56 |

Table .2. Results Comparison

Comparison results indicated in the Table that the area of the Proposed BEC with CSLA system was improved by up to 62%, then delay is reduced up to 90% and power is reduced up to 77% compared with conventional BCDL System.

V. EXPERIMENTAL RESULT

The structure of the 8-bit ripple carries chain used in the 64bit BCDL adder. In our proposed method, we are using Boosted CMOS Differential Logic (BCDL) style adder with Binary To Excess-1 Converter are used in our system. It is shown in the following Fig.8. The outgoing carry from each 8bit subsection goes into Binary to Excess 1 Converter (BEC).



Fig. 8. 16-b Modified CSLA with BEC

There is a pair of BECs in each 8-bit subsection in the upper half of the adder, and carries are selected using the carry bit propagated from the lower half. As shown in Fig.9.



Fig. 9. Block diagram of 64-b (BCDL-BEC) adder



Fig. 10. .Simulated output of a Proposed 64 bit BCDL-BEC adder

The proposed BEC with CSLA based BCDL adder system synthesized in xilinx8.1 and verified the output wave form using modelSim6.3 which is shown in Fig .10 in which according to the input signal.

VI. CONCLUSION

Conventional logic CMOS circuits all are having the drawback of energy consumption due to higher supply voltages. This proposed logic concentrates on the reduction of area, delay and power. A CMOS differential logic style with voltage boosting has been described. The BCDL provides higher switching speed than the conventional logic style at low supply voltage. The BCDL also minimizes area overhead by allowing a single boosting circuit to be shared by complementary outputs. the proposed system consumes low power 56mW then conventional system. The Gate count, Delay and Area is also reduced. Comparison results indicated that the area, power and delay of the proposed logic style was improved compared with conventional logic. The experimental result for a 64-bit BCDL adder designed with the proposed logic style in the BEC so that the computational power required for the CSLA with BEC operations can be reduced. It can be implemented in the operation of CSLA.

ACKNOWLEDGMENT

Author is thankful to the Electrical department in Hindusthan college of Engineering and Technology for providing required experimental setup.

References

- Bedrij .O .J, "Carry-select adder," IRE Trans. Electron. Comput., pp. 340–344, 1962.
- [2] Ceiang .T. Y and M. J. Hsiao, "Carry-select adder using single ripple carry adder," Electron. Lett. vol. 34, no. 22, pp. 2101–2103, Oct. 1998.
- [3] He.Y, C. H. Chang, and J. Gu, "An area efficient 64-bit square root carry-select adder for low power applications," in Proc. IEEE Int. Symp. Circuits Syst., 2005, vol. 4, pp. 4082–4085.
- [4] Heller L G, Griffin W, Davis J, and Thoma N, "Cascode voltage switch logic: A differential CMOS logic family," in Proc. IEEE ISSCC Dig. Tech. Papers, Feb. 1984, pp. 16–17.
- [5] Jong-Woo Kim, Joo-Scong Kim, and Bai-Sun Kong, "Low-Voltage CMOS Differential Logic Style With Supply Voltage Approaching DeviceThreshold" IEEE transactions on circuits and systems express briefs, vol. 59, no. 3, march 2012.
- [6] Kim J W and Kong B S, "Low-voltage bootstrapped CMOS drivers with efficient conditional bootstrapping," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 55, no. 6, pp. 556–560, Jun. 2008.
- [7] Kim .Y and L.-S. Kim, "64-bit carry-select adder with reduced area," Electron.Lett., vol. 37, no. 10, pp. 614–615, May 2001.
- [8] Krambeck R H, Lee C M, "High-speed compact circuits with CMOS," IEEE J. Solid-State Circuits, vol. SSC-17, no. 3, pp. 614–619, Jun. 1982.
- [9] Liqiong Wei, Zhanping Chen, Kaushik Roy, Mark C. Johnson, Yibin Ye and Vivek K. De, "Design and Optimization of Dual-Threshold Circuits for Low-Voltage Low-Power Applications," IEEE J. VLSI Systems, vol. 7, no. 1, pp.16 -24 1999.
- [10] Rabaey .J .M, Digtal Integrated Circuits—A Design Perspective. Upper Saddle River, NJ: Prentice-Hall, 2001.
- [11]Ramkumar. B and Harish M Kittur, "Low-Power and Area-Efficient Carry Select Adder," IEEE J. VLSI Systems, vol. 20, no. 2, pp.371-375 2012.
- [12]Ramkumar. B, H.M. Kittur, and P. M. Kannan, "ASIC implementation of modified faster carry save adder," *Eur. J. Sci. Res.*, vol. 42, no. 1, pp. 53–58, 2010.
- [13]SushanshuShekhar, AmitBakshi and Vikash Sharma, "128 Bit Low Power and Area Efficient Carry Select Adder," International Journal of Computer Applications, vol. 69, no. 2, pp. 29-33 2013.
- [14]Yin-Tsung Hwang and Jin-Fa Lin, "Low Voltage and Low Power Divide-By-2/3 Counter Design Using Pass Transistor Logic Circuit Technique," IEEE J. VLSI Systems, vol. 20, no. 9, pp.1738 -1742 2012.