Low - error Fixed-Width Modified Booth Multipliers for DSP applications

A. Poli Reddy ¹
M.Tech, ECE Dept, PBR VITS, Kavali, AP-INDIA.

K.V. Yateendranath ²
Assoc Prof, ECE Dept, PBR VITS, Kavali, AP-INDIA.

Abstract: In this paper, a single compensation formula of adaptive conditional-probability estimator (ACPE) applied to fixed-width Booth multiplier is proposed. Based on the conditional probability theory, the ACPE can be easily applied to large length Booth multipliers (such as 32-bit or larger) for achieving a higher accuracy performance. To achieve great results between accuracy and area cost, the ACPE provides varying column information \( w \) to adjust the accuracy with respect to system requirements. Furthermore, the ACPE Booth multipliers are applied to two-dimensional (2-D) discrete cosine transform (DCT) to evaluate the system performance.

Keywords--- Booth Encoder, Partial product generator, Fixed-width multiplier, Modified Booth multiplier, Compression tree, Carry Look ahead Adder.

I. INTRODUCTION

The main Objective of this paper is to reduce the number of partial products and truncation error by using the modified booth multiplier. Where multipliers are always the fundamental arithmetic unit and significantly influence the system’s performance and power dissipation, the modified Booth encoding which reduces the number of partial products by factor of two through performing the multiplier recoding has been widely adopted in parallel multipliers. In DSP Applications Modified Booth Multipliers plays an Vital role for getting good performance and little truncation error. To perform n-bit multiplication in previous days we have to do n-partial product terms and also we need large number of adder cells. For the sake of this concept the system having large propagation delay and more power consumption. This multiplication process getting different innovations according to the different trends. In those some of them are mentioned below.

The Existing Method named as Direct Truncated Fixed width Multiplier (DTFM)- As the name indicates Truncation operation will done in this method but the resultant product having large truncation error. Here we have to large number of logic gates, buffer gates and adder cells then automatically it requires large power source.

Significant hardware complexity reduction and power saving can be achieved by directly removing the adder cells of standard multiplier for the computation of the N least significant bits of 2N-bit output product. However, a huge truncation error will be introduced to direct-truncated fixed-width multiplier (DTFM).

To effectively reduce the truncation error, various error compensation methods, which add estimated compensation value to the carry inputs of the reserved adder cells, have been proposed. The error compensation value can be produced by the constant scheme or the adaptive scheme.
Drawbacks of DTFM is High hardware complexity due to number of slices usage, More partial product array, More power consumption

II FIXED WIDTH MODIFIED BOOTH MULTIPLIER

The proposed high-accuracy fixed width multiplier comprises of (i) Booth Encoder (ii) Partial Product generator and (iii) Compression Tree comprising of Carry Look Ahead Adder. The proposed module outperform the existing module by hardware complexity, power consumption and performance speed. The number of hardware is reduced in each of the existing module by the proposed system. The existing system uses large number of hardware that is full adder and half adder for the final product generation whereas the proposed system uses four fixed width Carry Look Ahead Adder

This modified booth multiplier is to produce at most n/2+1 partial products. In Fixed Width Modified Booth Multiplier (FWMBM) we have to observe some Special parameters below. The booth encoder circuit takes the input multiplicand X and produces mul, shift and two comma signal which is used by the partial product generation circuit to produce the partial product bits of one dimensional array.

Algorithm:

1. Pad the LSB with one zero.
2. Pad the MSB with 2 zeros if n is even and 1 zero if n is odd.
3. Divide the multiplier into overlapping groups of 3-bits.
4. Determine partial product scale factor from modified booth 2 encoding table.
5. Compute the Multiplicand Multiples
6. Sum Partial Products

Let us consider the multiplication operation of two n-bit signed numbers are X = x_{n-1}, x_{n-2} ..., x_0 (multiplicand) and Y = y_{n-1}, y_{n-2} ..., y_0 (multiplier). The two’s complement representations of X and Y can be expressed as follows:
\[ X = -x_{n-1}2^{n-1} + \sum_{i=0}^{n-2} x_i 2^i, \]
\[ Y = -y_{n-1}2^{n-1} + \sum_{i=0}^{n-2} y_i 2^i. \]

The functional model design of the booth multiplier consists of first, booth encoder for encoding the multiplicand/multiplier. Second, if the multiplicand and multiplier are of \( n \)-bits, partial product generator generates \((0, \ldots, n/2-1) \) \( n/2 \) number of partial product bits which are a one-dimensional array. Third, compression tree consists of 9-bit, 12-bit, and 16-bit carry Look Ahead generator to produce final output product.

The above figure illustrates the final partial product matrix of proposed fixed width modified booth multiplier for \( n=8 \). In it, all the partial product bits in \( LP_{\text{minor}} \) are removed and replaced by the SC generator. In addition, the carries generated by \( LP_{\text{minor}} \) are also replaced by the outputs of SC generator.

The Compression tree compared to previous technique, the proposed error compensation circuit can achieve a tiny mean error and a significant reduction in mean square error. The smaller mean error and mean square error represent that the error distribution is more symmetric to and centralized in the error equal to zero (denoted as zero error).

**SC-Generator:**

The term SC-Generator is nothing but signal conditioning generator, the purpose of SC-generator is to check whether it is more number of 0’s or 1’s are present in the network.

**Circuit Explanation:**

The inputs of SC-Generator are \( \overline{\text{zeros}} \) for \( 0 \leq i \leq n/2-1 \) and it will generate \( m \)-output bits \( \alpha_1, \alpha_2, \ldots, \alpha_m \) as shown in above fig. Where \( m = (n/2-1)/2 \) and \( s(\Phi) \) will be equal to 1.
Due to the subtraction operation in \((R-1)/2\), it is difficult to generate \(\alpha_1, \alpha_2, \ldots, \alpha_m\) by adder cells directly. Instead of adder cells, the proposed SC-generator is composed of a sorting network based on the following observation. We assume that zero\(_i\) for \(0 \leq i \leq n/2-1\) can be sorted and the sorted outputs are \(p_j\) for \(0 \leq j \leq n/2-1\). Moreover, if the largest bits are gathered to the less significant positions, then \(\alpha_k = p_{2k}\) for \(1 \leq k \leq m\). That is the problem of designing a SC generator can be translated into the design of a sorting network that sorts zero\(_{n/2-1}\) \ldots zero\(_1\)zero\(_0\) into \(p_{n/2-1}\) \ldots \(p_1p_0\) and \(\alpha_k = p_{2k}\).

Sorting networks are composed of appropriately connected comparators. Each comparator takes in 2 input bits and either passes them directly or switches them. With inputs \(a\) and \(b\), the outputs max (\(a, b\)) and min (\(a, b\)) of comparator correspond to (\(avb\)) and (\(a'vb\)) respectively. After sorting for \(n=8\), \(\alpha_1\) are equal to the sorted outputs \(p_0, p_1, p_2, p_3\). The logic gates only for producing these outputs can be removed to simplify the SC-generator. Besides the sorting networks can be further simplified by using NAND, NOR, AND-OR INVERTER (AOI), and OR-AND INVERTER (OAI) gate for \(n=8\) respectively. The SC generator for different \(n\) can be constructed in a similar fashion.

There are 2 kinds of well known comparison based sorting networks, the bitonic and the odd-even merge sorting networks suited to hardware implementation. Since the odd-even merge sorter has the same number of compare levels as the bitonic sorter but requires fewer comparators, thus we adopt and simplify the odd-even merge sorting network to realize the SC-generator. These sorting networks are composed of appropriately connected comparators. Each comparator takes in 2 input bits and either passes them directly or switches them. With inputs \(a\) and \(b\), the outputs max (\(a, b\)) and min (\(a, b\)) of comparator correspond to (\(avb\)) and (\(a'vb\)) respectively. After sorting for \(n=8\), \(\alpha_1\) are equal to the sorted outputs \(p_0, p_1, p_2, p_3\). The logic gates only for producing these outputs can be removed to simplify the SC-generator. Besides the sorting networks can be further simplified by using NAND, NOR, AND-OR INVERTER (AOI), and OR-AND INVERTER (OAI) gate for \(n=8\) respectively. The SC generator for different \(n\) can be constructed in a similar fashion.

Fig: Error compensation circuit

There are 2 kinds of well known comparison based sorting networks, the bitonic and the odd-even merge sorting networks suited to hardware implementation. Since the odd-even merge sorter has the same number of compare levels as the bitonic sorter but requires fewer comparators, thus we adopt and simplify the odd-even merge sorting network to realize the SC-generator. These sorting networks are composed of appropriately connected comparators. Each comparator takes in 2 input bits and either passes them directly or switches them. With inputs \(a\) and \(b\), the outputs max (\(a, b\)) and min (\(a, b\)) of comparator correspond to (\(avb\)) and (\(a'vb\)) respectively. After sorting for \(n=8\), \(\alpha_1\) are equal to the sorted outputs \(p_0, p_1, p_2, p_3\). The logic gates only for producing these outputs can be removed to simplify the SC-generator. Besides the sorting networks can be further simplified by using NAND, NOR, AND-OR INVERTER (AOI), and OR-AND INVERTER (OAI) gate for \(n=8\) respectively. The SC generator for different \(n\) can be constructed in a similar fashion.

Fig. Compression Tree using Carry Look Ahead Adder

The compression tree is the one which adds the individual partial product bits generated by partial product generator using Carry Look ahead Adder and produce the final output product bits.
Fig. 7. (a) The odd-even merge sorting network for N=16. (b) The proposed SC-generator for N=16.

Here Low power consumption Architecture reduces the area of registers used in conventional multiplier are the main factors.

Applications:

1. Real-time signal processing
2. Audio signal processing
3. Video/image processing
4. Digital Signal Processing

III Experimental Results of Proposed Method

By using XILINX software for synthesis of DTFM and FWMBM to compare the area and power using VerilogHDL – Behavioral structure –

The area depends on number of components used in the circuit.

<table>
<thead>
<tr>
<th>Device Utilization Summary</th>
<th>Device Utilization Summary</th>
<th>Device Utilization Summary</th>
<th>Device Utilization Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of 4-input LUTs</td>
<td>14</td>
<td>15</td>
<td>4</td>
</tr>
<tr>
<td>Logic Distribution</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of LUTs</td>
<td>30</td>
<td>76B</td>
<td>5%</td>
</tr>
<tr>
<td>Number of Blocks containing only related logic</td>
<td>30</td>
<td>76B</td>
<td>100%</td>
</tr>
<tr>
<td>Number of Blocks containing related logic</td>
<td>0</td>
<td>76B</td>
<td>5%</td>
</tr>
<tr>
<td>Total Number of 4-input LUTs</td>
<td>74</td>
<td>1560B</td>
<td>4%</td>
</tr>
<tr>
<td>Number of Gated Flip-Flops</td>
<td>32</td>
<td>68</td>
<td>32%</td>
</tr>
<tr>
<td>Number of 6LUTs</td>
<td>1</td>
<td>4</td>
<td>25%</td>
</tr>
<tr>
<td>Number of 6LUTs</td>
<td>1</td>
<td>4</td>
<td>25%</td>
</tr>
<tr>
<td>Total equivalent gate count for design</td>
<td>59</td>
<td>1560B</td>
<td>4%</td>
</tr>
</tbody>
</table>

Fig : Required Components for FWMBM

Power requirement also depends on the value of electrical components.

<table>
<thead>
<tr>
<th>Power summary</th>
<th>P(W)</th>
<th>P(W)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>25</td>
</tr>
<tr>
<td>Vectra 1.0V:</td>
<td>10</td>
<td>18</td>
</tr>
<tr>
<td>Vectra33.20V:</td>
<td>2</td>
<td>7</td>
</tr>
<tr>
<td>Inputs:</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Logic:</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Outputs:</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Signals:</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Quiescent Vectra 1.0V:</td>
<td>10</td>
<td>18</td>
</tr>
<tr>
<td>Quiescent Vectra 33.20V:</td>
<td>2</td>
<td>7</td>
</tr>
</tbody>
</table>

Fig : Power Analysis for FWMBM

In power comparison to execute an instruction in FWMBM it requires only 25mW power but for the same operation
DTFM requires 218nW power it is one of the drawback of DTFM.

DTFM……..218 mW

FWMBM… 25 mW

By using Model Sim we can perform simulation operation here we can observe the time delay, error compensation, and truncation error, mean & mean square errors.

Direct truncated fixed width multiplier:

Fixed Width Modified Booth Multiplier:

The above Simulation waves shows the Output Product term By using DTFM and FWMBM.
IV CONCLUSION

In this paper, a high accuracy fixed width modified booth multiplier has been proposed. In the proposed multiplier, the partial product matrix of booth multiplication was slightly modified and an effective error compensation function was derived accordingly. This compensation function makes the error distribution be more symmetric to and centralized in the error equals to Zero, leading the fixed width modified booth multiplier to very small mean and mean square errors. In this paper reduce number of partial products by using the booth encoding and also we can apply this concept for different ‘n’ values.

Presently technology used towards the reduced power consumption and area occupation which is very important in certain applications. Hopefully the present multiplier architecture may lead to the advanced technology in minimizing the area and reducing the power consumption.

References:

[1] 52 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 19, NO. 1, JANUARY 2011 High-Accuracy Fixed-Width Modified Booth Multipliers for Lossy Applications Jiun-Ping Wang, Shiann-Rong Kuang, Member, IEEE, and Shish-Chang Liang


