

IP Verification of DMA Controller for OpenPOWER Processor Core Based Fabless System on Chip (SoC)

Kuncham Penchalanarasaiah*,
M.Tech Student*,
Department of ECE,
JNTUACEA, Anantapur,
Andhra Pradesh, India.

T. Prahlad Reddy, M.Tech,
(Ph.D.)**,
Assistant Professor(Adhoc)**,
Department of ECE,
JNTUACEA, Anantapur,
Andhra Pradesh, India.

Dr. G. Mamatha, M.Tech,
Ph.D.***,
Assistant Professor***,
Department of ECE,
JNTUACEA, Anantapur,
Andhra Pradesh, India.

Abstract— Direct memory access (DMA) is a memory speed-up method that enables an input/output (I/O) device to send or receive data to or from the main memory without passing via the CPU. DMA operates by "cycle stealing" memory bus access time from the CPU. It lowers CPU usage by enabling the network device to transport packet data straight into the system's memory. The device requests that the CPU retain its data, address, and control buses using a DMA controller so that it is free to transport data directly to and from the memory. Eight DMA channels, each with a 16-bit address and count registers, make up the DMA controller. This project aims to accomplish IP Verification of DMA controller, which is connected to an OpenPower processor A20 core based fabless SoC, using the AXI4 interface. The IP verification environment of DMA controller can be created by using System Verilog, Verilog, and verification methodologies like Universal Verification Methodology (UVM). Verification can be done by using software tools from Mentor Graphics (Questa®) and Xilinx Vivado®, respectively.

Keywords—DMA, Verification, IP Verification, SoC, OpenPOWER, A20, UVM, System Verilog, Fabless.

I. INTRODUCTION

This DMA controller supports the 8 channels for all the peripherals which are designed in this SoC and the operation of all those will be activated depending on the registers which are specified in the design of the DMA controller. There are separate registers for the interrupts handling, software commands, address paths which includes the write as well as the read transactions which will happen and in the similar manner this also includes the registers which are meant for the data path for both write as well as the read transactions. If we want to configure the external bus easily there is also an interface which is mentioned with the APB and the AXI interface has been given for the configuration of the registers of the DMA controller. Verification is the critical stage in the creation of a design. Nearly 80% of time in the design cycle is spent on verification. Technology requires a rapid and trustworthy verification mechanism in order to narrow the gap between supply and product demand. We are forced to create bigger, more capable, and more sophisticated designs by technological demands. High complexity designs are more

prone to errors. Traditional verification techniques do not work well with them. The most common methodology for verifying intricate VLSI designs is UVM. UVM uses automation mechanisms including the production of random stimuli and Data and automation aspects like read, write, compare and copy are addressed by transaction-level modelling (TLM). The development of a test bench for AXI4 bus to Memory controller is to verify transactions between them. The authentication of write or read activities over Bridge is justified by UVM verification. verifying bridge transition with UVM is a crucial goal, and test bench acts as the master's for the AXI4 interface, which provide the needed input signals. As a result, The addition of a self checking mechanisms in the test bench was driven by the assertions at interface for the integration of reusable-environment into the tolerance detection approaches. When a necessary condition (or conditions) is (are) broken, assertions identify errors as well as run-time fatal errors. use of the two different interfaces in place of one, especially for bridge node with independent clocks mechanism, allows synchronization to absorb the unique qualities of the bridge more quickly. The provided testbench supports reusable environment and works with all bridge transitions.

II. DESIGN VERIFICATION

These higher-level integrations are individually confirmed once the components are tested and connected to a subsystem, and then they are combined with additional integrations to create even bigger assemblies. until all systems have been integrated and tested.

Activities:

following activities are performed:

1. Create processes for subsystem verification, If a sub-system verification plan was created, specific instructions would need to be provided in order to carry out the sub-system verification. The precise steps that will be done to validate each requirement assigned to the sub-system are defined by this method.
2. Combine the parts into a subsystem. Applications are created by combining modules and components into a subsystem.

3. Performs the Sub-system verification. The subsystem needs are verified using the sub-system verification procedures defined.

III. VERIFICATION PLAN

The establishment of test benches and automation are two ways that are included in the verification plan as procedures to be followed. The verification strategy is typically separate from the actual Verification Tests.

- a) Design features
- b) Testbench Architecture
- c) Coverage models
- d) Self-checking strategy
- e) Test scenarios
- f) Executable verification plan

The verification technique is guided by a verification plan that specifies the hardware design elements that must be confirmed. For instance, the characteristics of a system may be defined in the verification plan and then translated into the established coverage metrics. The design cannot go on to the following stage of the flow unless those coverage targets have been achieved. Although the verification plan does not include the actual tests, it may specify the strategy to be used. Using formal methods, some objectives may be simpler to achieve. Others may require execution on an emulator or virtual prototype if the anticipated runtimes are longer than what can be accommodated by simulation, while some may be better suited to simulation.

IV. TEST PLAN

A specification document called a verification test plan will include all the information needed to validate a design. Initially, the Design Verification Engineer who is in charge of establishing the test plan is familiar with the specifications of the Design under test (DUT).

Sl no	Title	Description	Generate	Testcase_name	Tags
1	Reset test	When it triggers, all the signals reset to the initial state, when it's low, then all the signals go to the active state.	Random stimulus	reset test	SV, UVM
2	Base test	<p>It will verify the different functionalities of DMA through the AXI bus.</p> <p>1. test reset, sequence, driver, monitor</p> <p>2. test read, write, read, write</p> <p>3. test read, write, read, write</p> <p>4. test read, write, read, write</p> <p>5. test read, write, read, write</p> <p>6. test read, write, read, write</p> <p>7. test read, write, read, write</p> <p>8. test read, write, read, write</p> <p>9. test read, write, read, write</p> <p>10. test read, write, read, write</p> <p>11. test read, write, read, write</p> <p>12. test read, write, read, write</p> <p>13. test read, write, read, write</p> <p>14. test read, write, read, write</p> <p>15. test read, write, read, write</p> <p>16. test read, write, read, write</p> <p>17. test read, write, read, write</p> <p>18. test read, write, read, write</p> <p>19. test read, write, read, write</p> <p>20. test read, write, read, write</p> <p>21. test read, write, read, write</p> <p>22. test read, write, read, write</p> <p>23. test read, write, read, write</p> <p>24. test read, write, read, write</p> <p>25. test read, write, read, write</p> <p>26. test read, write, read, write</p> <p>27. test read, write, read, write</p> <p>28. test read, write, read, write</p> <p>29. test read, write, read, write</p> <p>30. test read, write, read, write</p> <p>31. test read, write, read, write</p> <p>32. test read, write, read, write</p> <p>33. test read, write, read, write</p> <p>34. test read, write, read, write</p> <p>35. test read, write, read, write</p> <p>36. test read, write, read, write</p> <p>37. test read, write, read, write</p> <p>38. test read, write, read, write</p> <p>39. test read, write, read, write</p> <p>40. test read, write, read, write</p> <p>41. test read, write, read, write</p> <p>42. test read, write, read, write</p> <p>43. test read, write, read, write</p> <p>44. test read, write, read, write</p> <p>45. test read, write, read, write</p> <p>46. test read, write, read, write</p> <p>47. test read, write, read, write</p> <p>48. test read, write, read, write</p> <p>49. test read, write, read, write</p> <p>50. test read, write, read, write</p> <p>51. test read, write, read, write</p> <p>52. test read, write, read, write</p> <p>53. test read, write, read, write</p> <p>54. test read, write, read, write</p> <p>55. test read, write, read, write</p> <p>56. test read, write, read, write</p> <p>57. test read, write, read, write</p> <p>58. test read, write, read, write</p> <p>59. test read, write, read, write</p> <p>60. test read, write, read, write</p> <p>61. test read, write, read, write</p> <p>62. test read, write, read, write</p> <p>63. test read, write, read, write</p> <p>64. test read, write, read, write</p> <p>65. test read, write, read, write</p> <p>66. test read, write, read, write</p> <p>67. test read, write, read, write</p> <p>68. test read, write, read, write</p> <p>69. test read, write, read, write</p> <p>70. test read, write, read, write</p> <p>71. test read, write, read, write</p> <p>72. test read, write, read, write</p> <p>73. test read, write, read, write</p> <p>74. test read, write, read, write</p> <p>75. test read, write, read, write</p> <p>76. test read, write, read, write</p> <p>77. test read, write, read, write</p> <p>78. test read, write, read, write</p> <p>79. test read, write, read, write</p> <p>80. test read, write, read, write</p> <p>81. test read, write, read, write</p> <p>82. test read, write, read, write</p> <p>83. test read, write, read, write</p> <p>84. test read, write, read, write</p> <p>85. test read, write, read, write</p> <p>86. test read, write, read, write</p> <p>87. test read, write, read, write</p> <p>88. test read, write, read, write</p> <p>89. test read, write, read, write</p> <p>90. test read, write, read, write</p> <p>91. test read, write, read, write</p> <p>92. test read, write, read, write</p> <p>93. test read, write, read, write</p> <p>94. test read, write, read, write</p> <p>95. test read, write, read, write</p> <p>96. test read, write, read, write</p> <p>97. test read, write, read, write</p> <p>98. test read, write, read, write</p> <p>99. test read, write, read, write</p> <p>100. test read, write, read, write</p>	Random stimulus	base test	SV, UVM
3	Read and write test	It will perform the read and write operation between peripherals (memory) and DMA through the AXI bus.	Random stimulus	directed_read_write_read_test	SV, UVM, Memory
4	Package test	It will perform all the resets, reads and writes, and base tests one at a time.	Random stimulus	test_pkg	SV, UVM

Fig 1. DMA Test plan

To conduct verification with quality and within a reasonable time frame, preparation is always essential. If you don't give this enough weight, you're often setting yourself up for failure later on in the project. This could involve quality loss, bug escape, rewriting of various infrastructure tasks, and timing constraints. Details on all the design aspects that need to be confirmed should be included in the plan. Each item in the test plan should provide a brief description of each feature. Along with the features, the test plan should provide a list of all

supported configurations that these features should be evaluated in. These features/configurations won't all require separate testing. The majority of the time, a mix of these features and settings has to be evaluated. Accordingly, information on stimulus infrastructure should be provided. It is wise to record particular micro-architectural examples that require verification of accuracy in addition to characteristics and combinations. This could entail explicitly identifying instances for certain test scenarios or coverage analysis. Various interface features and internal micro-architectural events are a few instances of this like fifos, arbitration, state machines, and logical block interactions. Other things to test include particular stimulus patterns, interactions, high level usage scenarios, potential deadlock or livelock situations, etc.; some of these depend on the type of design. At the end, this section should provide a high quality stimulus and coverage qualities that can ensure the stimulus' quality.

V. TEST BENCH ARCHITECTURE

The VLSI industry uses the Universal Verification Methodology (UVM), which is a System Verilog language-based verification methodology, extensively. a approach called UVM was developed to create test stands for design verification. here APB VIP UVM Testbench Architecture is for DMA Register configuration and AXI VIP is for stimulus generation for memory.

A. APB VIP UVM Testbench Architecture




Fig 2. APB Testbench Architecture

B. AXI VIP UVM Testbench Architecture




Fig 3. DMA_AXI Testbench Architecture

Interface: Contain design signals that will be driven or monitored.

[illegible][illegible]

286