Hardware Implementation of FPGA based PID Controller

Bhushana Thakur
EXTC Dept. TCET
Mumbai, India

Prof. Sujata Kulkarni
EXTC Dept. TCET
Mumbai, India

Abstract — Proportional-Integral-Derivative controllers are widely used in automation systems. They are usually implemented either in hardware using analog components or in software using computer-based systems. In this paper, we focused our work on performance analysis and implementation of digital controller based on Field Programmable Gate Array device. In proposed system implementation of software module using ‘VHDL’ for Xilinx FPGA (XC3S400) based PID controller for temperature control system is presented. FPGA based system allows design up gradation in the field with no hardware replacement. FPGA is a superior alternative to mask programmed ASICs. It also offers good closed-loop performance while using less resource which results in cost reduction with high speed and low power consumption, this is desirable in embedded control applications.

Keywords— Field Programmable Gate Array (FPGA); Proportional-Integral-Derivative (PID) controller; Very High Speed Integrated Circuit Hardware Description Language (VHDL); Pulse Width Modulation (PWM); Application Specific Integrated Circuits (ASICs).

I. INTRODUCTION

A plant and controller are two subsystems of control system. The plant is an entity controlled by the controller. The controller can be either digital or analog. The proportional–integral–derivative (PID) controller is one of the most common types of feedback controllers that are used in dynamic systems. PID controller has been widely used in many different areas, such as temperature control, process control, manufacturing, robotics, automation, transportation systems and power electronics. Implementation of PID controllers has gone through several stages of evolution, from early pneumatic devices, followed by vacuum and solid state controllers has gone through several stages of evolution, from early pneumatic devices, followed by vacuum and solid state electronic controllers [1]. PID controller was presented for the speed control of a DC motor is given [5].

Recently, Field Programmable Gate Arrays (FPGA) is becoming alternative solution for the realization of digital control systems. And the operations on FPGA are hardware compatible [4]. Building PID controllers on Field Programmable Gate Arrays (FPGAs) improves speed, power efficiency, accuracy, compactness and cost effectiveness. These are attractive features from the embedded systems design point of view. Previous work has reported the use of FPGAs in digital feedback control systems, such as magnetic bearings, pulse width modulation (PWM) inverters, ac/dc converters, induction motors, variable-speed drives, and anti windup compensation of controllers. Another advantage of FPGA-based platforms is their capability to execute concurrent operations which allows parallel architectural design of digital controllers [1]. When design is implemented on FPGA they are designed in such a way that they can be easily modified if any need arise in future. We have to just change the inter connection between these logic blocks. This feature is reprogramming capability of FPGA makes it suitable to make your design using FPGA. Using FPGA within a short time, fast implementation of design can also possible. Also implementation of FPGA-based digital control schemes proves less costly and hence they are economically suitable for small designs. Thus FPGA is the best way of designing digital PID controller [3].
II  PID CONTROLLER

The PID algorithm consists of three modes proportional, integral and derivative mode. It has a simple control structure which was understood by plant operators which they found relatively easy to tune. Since many control systems using PID controller have proved its satisfactory performance, it still has a wide range of applications in industrial control and it has been an active research topic for many years [4].

![Fig. 1 Block diagram of a general PID based feedback control system.](image)

The equation that describes the PID controller behavior in continuous time domain is

\[ u(t) = K_p e(t) + K_i \int e(t) \, dt + K_d \frac{de(t)}{dt} \]

Where, 

- \( K_p \rightarrow \) proportional gain  
- \( K_i \rightarrow \) integral gain  
- \( K_d \rightarrow \) derivative gain

Transfer function of PID controller, is by taking Laplace transform.

\[ \frac{U(s)}{E(s)} = K_p \left[ 1 + \frac{1}{T_i s} + T_d s \right] \]

Integral time constant,

\[ T_i = \frac{K_p}{K_i} \]

Derivative time constant,

\[ T_d = \frac{K_d}{K_p} \]

Now apply the backward difference method, Then,

\[ u(t) = e(t)K_p \left[ 1 + \frac{T_s}{T_i (1 - z^{-1})} + T_d \frac{1 - z^{-1}}{T_s} \right] \]

\[ u(t) = u(t-1) + \left( K_p \frac{T_s}{T_i} e(t-1) + K_d \frac{T_s}{T_d} \frac{e(t-2) - 2e(t-1) + e(t-2)}{1 - z^{-1}} \right) \]

From above equation and following [7] we can construct the algorithm’s block diagram as shown in figure 2.

![Fig 2. digital PID controller algorithm [7].](image)

Fig 3. Simulation result for PID controller at set point 50 (from Fig. 2).
The proportional control (Kp) is used so that the control signal responds to the error immediately. But the error is never reduced to zero and an offset error is inherently present. In order to remove the offset error the integral control action is used. Derivative control is used to dampen out oscillations in the plant response. The presence of derivative control reduces the need of Kp being large to achieve stability [5].

III. PID CONTROLLER & PULSE WIDTH MODULATOR

The PID controller follows the classical structure. It contains two saturation blocks one for the overall sum and the other for integral part as shown in figure 5. The controller has a pipeline structure of three stages, in other words, it needs three clock cycles to perform all the operations. In order to improve the area and speed, hardware multipliers have been used. These multipliers are included in the Spartan 3 family of Xilinx and subsequent FPGAs. These multipliers have 15 bit input data bus and are signed. This leads to optimum implementation when the fixed point implementation uses less than 15 bit in two’s complement [4].

IV. CONCLUSION

In proposed system, a FPGA-based design approach is applied to design a temperature control system. In general, embedded control designers need to go through three phases in the design of digital control systems: 1) software modeling/simulation in an environment such as Matlab/Simulink; 2) hardware implementation; and 3) post synthesis simulation of whole system including both hardware and software. The step response of the plant can be observed with the scope block. As a result, the development time for designing efficient embedded software is greatly reduced. In future work we plan to implement multiplierless digital PID controller using distributed arithmetic architecture. The advantages are high processing speed, reduced power consumption and hardware compatibility for implementing on FPGA.
REFERENCES


