FPGA Implementation of Low Complexity Video Encoder using Optimized 3D-DCT

Abstract—Discrete Cosine Transform (DCT) is an essential tool of most of the image and video compression standards, because of its better energy compaction properties. As the demands for the two-way video transmission and video messaging over mobile communication systems increasing, the encoding complexity needs to be optimized. The three-dimensional discrete cosine transform (3D-DCT) and its inverse (3D-IDCT) can be used as an alternative to motion compensated transform coding, because it extends the spatial compression property of 2D-DCT to spatial-temporal compression of video data. In the proposed architecture, a low complexity video encoder using 3D-DCT has been presented. This method converts video data into three-dimensional video cube of 8×8×8 pixels and 3D-DCT is then performed, followed by quantization, zig-zag scanning and entropy encoding. The three-dimensional DCT circuit can be realized using few additions and subtractions, thus increasing the area efficiency with low complexity. The proposed architecture is coded in Verilog HDL, synthesized in Xilinx ISE design suite 14.2 and physically realized as a digital prototype circuit using Xilinx Virtex-5 FPGA.

Keywords—Video Compression; Three-Dimensional Discrete Cosine Transform; Coefficient Quantization; Multiplication-Free Transform; FPGA implementation.

I. INTRODUCTION

Video compression/decompression are important process in many applications including internet TV, video conferencing etc., which use DCT based transform because of its outstanding energy compaction properties. The DCT transform eliminates duplication of data in frequency domain. Most of the video compression standards to date use 2D-DCT based transform for reducing the spatial redundancies by eliminating inter-correlations between each pixels within the video frames and motion estimation/compensation for reducing the temporal redundancies between the video frames. However, these algorithms are very hard to implement in hardware and no symmetry exist between encoder and decoder circuit. Motion estimation includes complex calculations for the computation of motion vector and need more sophisticated algorithms. Hence the implementation becomes more complex.

Alternative approach is to use a transform-based approach for the encoding of subsequent frames [2], which is the 3D-DCT. The 3D-DCT removes not only the spatial redundancy but also the temporal redundancy of the video frames. The video compression standards such as H.264/AVC [3], MPEG, H.261 etc. uses hybrid coding (i.e., 2D-DCT followed by prediction/motion compensation) which can be potentially replaced by the 3D-DCT algorithm.

For the fast computation of DCT, numerous efficient algorithms have been proposed. The floating point DCT packs most of the energy to the low frequency region, which is well suited for the image processing applications [8]. But the floating point operations do not meet the real time constraints and also increases the circuit complexity. For the minimization of the number of floating point operations, approximate transforms are used [4], [6], [7], which in turn reduces the computational as well as circuit complexity. Today’s most of the compression standards use approximate DCT transforms.

In this context, a large number of approximate DCT have been proposed. R. J Cintra et al. introduced a method for finding DCT by using 22 addition operations, based on the round off function [6]. In this method, the resulting 8-point approximation matrix contains only 0s and ±1s. R. K. Senapati et al. proposed a low complexity 8×8 transform matrix for fast image compression [5]. This transform requires only 14 additions and two shift operations. T. D. Tran et al. introduced binDCT, which is an 8×8 bi-orthogonal transform. It requires 31 additions and 14 shift operations [8]. The binDCT shows finer approximations to exact DCT. R. J. Cintra et al. proposed the architecture for 1D-DCT, which requires only 14 additions [1]. This work has been extended to 2D-DCT with the use of a transposition buffer. Several studies were performed for the simplification of 3D-DCT, because of the increasing demands of three dimensional applications. The 3-D DIF VR algorithm [9] introduced by S. Boussakta et al., for the computation of 3D DCT-II. This algorithm reduces the number of multiplications and retains the same number of additions. 3D-DIF VR algorithm requires 5568 additions and 1344 multiplication for processing one 8×8×8 video cube.

The objective of the proposed method is to introduce a new optimized 3D-DCT approximation that possesses extremely low arithmetic complexity, which requires less number of addition operations, and to develop a video encoder. The paper is organized as follows. Section II explains the 3D-DCT in detail. Section III describes the 1D-DCT. Section III presents physical architecture of 3D-DCT and its realization. Section IV explains the application of the proposed design in video encoder. A comparison of the video encoder with and without motion estimation along with the results is given in Section V.
II. 3D-DCT ALGORITHM

The human eyes are highly sensitive to low frequency components; because of the energy compaction property of the DCT, which concentrates most of the information in a few low frequency components. In addition, it is signal-independent and can be computed efficiently by fast algorithms. For these reasons, the DCT is widely used in image and video compression. Since the common 3D-DCT kernel is separable, the 3D-DCT is usually obtained by applying the 1D-DCT along each of the three dimensions. The N×N×N 3D-DCT can be defined [2] as:

\[ G(x,y,z) = \frac{8}{R C F} \sum_{r=0}^{R-1} \sum_{c=0}^{C-1} \sum_{f=0}^{F-1} g(r,c,f) C^r_x C^{c+1}_y C^{f+1}_z \]  

(1)

Where, R, C, F is the number of rows, columns, frames respectively in each cube, G(x,y,z) is the DCT domain data, g(r,c,f) is the time domain data, \( W_n \) is given by

\[ W_n = \begin{cases} \frac{1}{\sqrt{2}} & \text{for } x = 0 \\ 1 & \text{for } x \neq 0 \end{cases} \]  

(2)

And

\[ C^r_x = \cos \left( \frac{(2r+1)\pi x}{2R} \right) \]  

(3)

Where \( r = 0, 1, 2,...R \). The same definition is applied on \( C^c_y, C^f_z \).

The reverse 3D-DCT or 3D-IDCT can be written as:

\[ g(r,c,f) = \frac{8}{R C F} \sum_{x=0}^{R-1} \sum_{y=0}^{C-1} \sum_{z=0}^{F-1} G(x,y,z) W_x C^{r-1}_x C^{c-1}_y C^{f-1}_z \]  

(4)

For the implementation of (1) needs a lot of hardware and takes a lot of time to complete the computation. If R=C=F=B, then the number of additions and the number of multiplications are \( B^3-1, B^3+B^2 \) respectively. The complexity per coefficient is \( O(B^3) \). So the time and hardware needed for mathematical manipulation should be reduced. For that temporal-row-column decomposition algorithm has been chosen for the calculation of 3D-DCT.

The DCT equation exhibits the separability property, so it can be decomposed into three orthogonal and symmetric functions. The equation can be rewritten as:

\[ G(x,y,z) = \frac{8}{R C F} \sum_{r=0}^{R-1} \sum_{c=0}^{C-1} \sum_{f=0}^{F-1} g(r,c,f) C^r_x C^{c+1}_y C^{f+1}_z \]  

(5)

The equation (5) gives three identical one-dimensional equations. So the 3D-DCT can be calculated by first computing the 1D-DCT of the rows followed by calculating 1D-DCT of columns. The resultant DCT coefficients are again subjected to 1D-DCT, forming fully transformed DCT cube. This method reduces the number of multiplications and number of additions to \( R+C+F, R+C+F-3 \) respectively for the computation of one DCT coefficient.

III. 1D-DCT TRANSFORM

Most of the 8-point DCT approximation methods such as Bouguezel-Ahmad-Swamy Approximate DCT [7], CB-2011 Approximation[6], Modified CB-2011 approximation [4] etc. gives the transformation matrix format as, \([D] * [LC]\) where \( D \) is diagonal matrix contains irrational numbers in the form \( 1/\sqrt{k} \), where k is a small positive integer. The entries of the \( LC \), the low-complexity matrix, comprise only powers of two in \( \{0, \pm1/2, \pm1, \pm2\} \). So that null multiplicative complexity is attained.

For deriving low-complexity approximate DCT, a search over the 8×8 matrix space is done to find the candidate matrix with low computation cost. The good candidate matrix is the one which does not require multiplication operations. Thus encounters the following optimization problem:

\[ M_p = \arg \min_{cost(M)} \]  

(6)

Where \( M_p \) is the sought matrix and \( \text{min}_cost(M) \) returns minimum arithmetic complexity of matrix, M.

Exact 8-point DCT matrix is given by,

\[
\begin{bmatrix}
0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\
0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 \\
0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\
0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\
0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\
0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\
1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\
\end{bmatrix}
\]

Where, \( a_3 = \cos(2\pi(p+1)/32) \), \( p = 0, 1, \ldots 6 \)

The number of retained coefficient is considered as the important parameter in the image compression. In several applications, a small number of coefficients are retained. In this transform it is 10. The 1D-DCT approximation is defined as:
Where,

\[ D_p = \begin{bmatrix}
1 & 1 & 1 & 1 & 1 & 1 & 1 \\
1 & 0 & 0 & 0 & 0 & -1 & 0 \\
1 & 0 & 0 & -1 & -1 & 0 & 1 \\
1 & -1 & -1 & 1 & 1 & -1 & -1 \\
0 & 0 & 0 & 0 & 0 & -1 & 0 \\
0 & 0 & 1 & 1 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 1 & -1 & 0 \\
0 & 0 & 1 & 0 & 0 & 0 & 0
\end{bmatrix} \]

Matrix \( M_p \) has entries in \( \{0, \pm1\} \) and the transform matrix can be written as a product of three matrices.

\[ M_p = P_4 \cdot W_{12} \cdot W_{11} \cdot W_1, \]

where \( P_4 \) is the permutation \((1 \ 2 \ 5 \ 6 \ 8 \ 4 \ 3 \ 7)\).

Where, \( I_4 \) is the identity matrix of order 4.

IV. DIGITAL ARCHITECTURES

The detailed architecture for 1D and 2D approximate 8-point DCT is shown in the Fig. 5 and Fig. 4 respectively and the architecture for 3D approximate DCT is being proposed, shown in the Fig. 2. The introduced architectures were then given to the Xilinx FPGA and the obtained results are included in the section VI.

A. Proposed Architecture for 3D-DCT

The proposed architecture 3D-DCT uses three parallel realizations of 1D-DCT approximation blocks (Fig. 3), requires only 2688 additions. The input of 3D-DCT is in a form of 8×8×8 video cube. The architecture is described as: first 1D approximate DCT block instantiation does the row-wise transform computation of the input 2D image while the second instantiation provides the column-wise transform computation of the intermediate result. Hence 2D-DCT is obtained. Likewise 2D-DCT is computed for 8 blocks of size 8×8, by instantiating 2D approximate blocks. After computing the 2D-DCT coefficients, again 1D approximate DCT block is needed for the calculation of 3D-DCT. The \( r, c, f \) represents row, column, and frame respectively.

The 1D approximate DCT architecture is detailed in Fig. 4. Detailed architecture of 1D-DCT requires only 14 addition/subtraction operations, shown in Fig. 5. Without the use of multipliers, the delay and area can be reduced.
V. 3D-DCT BASED VIDEO ENCODER

As compared with the other compression standards such as MPEG, H.26x etc., this algorithm exhibit different principle for compressing the temporal information (motion estimation/compensation). The working of the encoder is as follows. The forward DCT converts 2D-image from spatial to frequency domain. The 3D-DCT based video compression algorithm takes full motion video as input. The input is then divided into groups of 8 frames, which can be considered as a three dimensional image with two spatial dimensions (x and y) and a temporal dimension (z). The Fig. 7 illustrates the formation of 8×8×8 video cubes.

Each 8×8×8 cubes are independently encoded using 3D-DCT, quantization, and entropy encoder. The block diagram of video encoder using 3D-DCT is illustrated in Fig. 8. Each 8×8×8 cube of 512 pixels is transformed into frequency domain using the forward 3D-DCT. The architecture for 3D-DCT is explained above. After DCT transformation most of the energy is confined in few low frequency coefficients. Majority of the high frequency coefficients are zero or have negligible value, so only 64 pixel values are needed to be considered for the next section.

In the next block, all the 64 DCT coefficients are quantized using 64 element quantization table. This step is also used for compression, which introduces minimum error while increasing the number of zero-value coefficients and discards visual information to which human eye is not sensitive. Quantization is performed according to the following equation:

\[ Q_b = \frac{F(x,y)}{Q(x,y)} \]  

Where, F(x,y) are the elements before quantization, Q(x,y) are the elements from the quantization table, and Q_b are the quantized elements.

The result of the quantization step is the collection of small valued coefficients, in which a large number of values are zero. These results are then converted into a compact binary sequence using entropy encoder. The quantized DCT coefficients are re-ordered in a zig-zag manner using zig-zag scanning and re-ordered sequence will be in a form DC, AC1, AC9... AC63. Then this 1D-data vector is subjected to the entropy encoder for compression.

VI. FPGA IMPLEMENTATION AND DISCUSSIONS

The proposed architecture is coded in Verilog HDL, simulated using Xilinx ISE Design suite 14.2 and synthesized in Xilinx Virtex-5, XC5VLX110T-2FF1136 device. The obtained results are shown below. Fig. 9 shows simulation result of video encoder with 3D-DCT. The input is assumed as...
an 8-bit resolution. The variable out_sig gives the bit stream of the input video cube, when the variable out_rdy is set. The serial architecture of 3D-DCT is employed here; so only three 1D-DCTs are used, which requires 64 clock cycles to process one 8x8x8 video cube. This architecture uses 659 registers to store the transformed results and the throughput is $f_{th}$.

![Fig. 9: Simulation result of video encoder with 3D-DCT](image)

After synthesizing the Verilog code, it is then routed to the FPGA board, using JTAG based hardware co-simulation. JTAG is a serial communication standard, which enables boundary scan technology providing access to many logic signals of complex ICs.

<table>
<thead>
<tr>
<th>TABLE I</th>
<th>HARDWARE RESOURCE CONSUMPTION USING XILINX VIRTEX-5 XC5VLX110T-2FF1136 DEVICE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Video encoder with motion estimation</td>
<td>Video encoder with 3D-DCT</td>
</tr>
<tr>
<td>LUT</td>
<td>1313[1%]</td>
</tr>
<tr>
<td>Bonded IOBs</td>
<td>6</td>
</tr>
<tr>
<td>FF</td>
<td>780[21%]</td>
</tr>
<tr>
<td>Registers</td>
<td>3065[6%]</td>
</tr>
</tbody>
</table>

The FPGA implementation can be evaluated by means of configurable LUTs, FF count, delay, maximum operating frequency, gives the hardware complexity as well as the real-time performance. 15.190ns, 14.798 are the obtained delay of the video encoder using motion estimation, 3D-DCT-based video encoder respectively. The synthesis report of video encoder with 8x8x8 video cube as input and video encoder using 2D-DCT and motion estimation is tabulated in table I. The Table I shows that the hardware resource utilization of video encoder using 3D-DCT is lesser as compared to the other. Hence the area required is less. The proposed 3D-DCT architecture uses only adders, the complexity is also less.

VII. CONCLUSION

The video encoder using optimized 3D-DCT is proposed and implemented in Xilinx Virtex-5 XC5VLX110T-2FF1136 device. The proposed 3D-DCT saves 75% of additions and 100% of multiplications. The result shows a low complexity and area efficient architecture, which can be used in multimedia portable systems where low power and area minimization are prominent. Hence the architecture is well suited for real time low power applications.

REFERENCES