FPGA Implementation of High Throughput
MIMO Detectors Based on Path Preserving Trellis
Search Algorithm

S. Sheshana Priya¹, K. Senthil kumar²
¹PG Student, ²Assistant professor
Department of electronics and communication engineering
DMI college of engineering, Chennai-602013, India

Abstract— In this paper, novel path preserving trellis search
algorithm (PPTS) and its high speed VLSI architecture (FPGA)
for soft-output multiple-input-multiple-output (MIMO) detection.
In MIMO receiver design as the computational complexity increases
exponentially with the number of antennas, So in order to overcome
this complexity PPTS algorithms are introduced. The PPTS algorithm is
a hardware-friendly data-parallel algorithm because the search
operations are evenly distributed among multiple trellis node
for parallel processing. The PPTS detector is guaranteed to
have soft information for every possible symbol transmitted on
every antenna so that log-likelihood ratio (LLR) for each
transmitted data bit can be more accurately formed. Simulating result shows that our proposed scheme PPTS
algorithm can achieve low search complexity and high
throughput mechanism.

Keywords— FPGA, MIMO, soft output MIMO detectors, shortest path algorithms.

I.INTRODUCTION

Multiple-input-multiple-output (MIMO) system have potential to increase spectral efficiency by transmitting independent data streams on multiple antennas. MIMO technologies have been adopted in many new wireless standards such as Wi-MAX and WLAN. Soft-output MIMO detection poses significant challenges to the MIMO receiver design as the computational complexity increases exponentially with the number of antennas. However, the optimal soft-decision detector, the maximum a posteriori will consume enormous computing power and require tremendous computational resources which make it infeasible to be used in a practical MIMO receiver. So efficient algorithms used to reduce the MIMO detection complexity. The MIMO detection problem is usually tackled based on tree-search algorithms. The tree-search algorithms can be often categorized into the depth first search algorithm and the breadth-first search algorithm. The sphere detection algorithm is a depth-first tree-search algorithm to find the closest lattice point. To provide soft information for outer channel de-coders, a modified version of the sphere detection algorithm, or soft sphere detection algorithm, is introduced. There are many implementations of sphere detector sphere detection suffers from non-deterministic complexity and variable-time throughput. The sequential nature of the depth-first tree-search process significantly limits the throughput of the sphere detector especially when the SNR is low. The k-Best algorithm is a fixed-complexity algorithm based on the breadth-first tree-search algorithm. But this algorithm tends to have a high sorting complexity to find and retain the best candidates, which limits the throughput of the detector especially when k is large. In tree-search algorithms is that the counter-hypotheses for certain bits are missing due to tree pruning. As a consequence of missing counter-hypotheses, the magnitude of the LLRs for certain bits cannot be determined, which will lead to performance degradation. To avoid the missing counter-hypothesis problem and to reduce the search complexity, we investigate high performance MIMO detection algorithms and high-speed VLSI architectures.

II.SYSTEM MODEL

We consider a spatial-multiplexing MIMO system with Nt transmit antennas and Nr receive antennas (Nt > Nr) the MIMO transmission can be modeled as

\[ Y = Hs + n \]  

(1)

Where H is a Nt * Nr complex matrix and is assumed to be known perfectly at the receiver, S is a Nt * 1 transmit symbol vector [S0 S1 ……SNt-1]T, is a received vector Y= \[ Y_0 Y_1 ……Y_{Nt-1} \]T, and is a vector of independent zero-mean complex Gaussian noise entries with variance per real component. A real bit-level vector X_K = [XK,0 XK,1 ……XK,Mc-1]T is mapped to the complex symbol SK, where the bth bit of Xk is denoted as Xk,b and is the number of bits per constellation point. Throughout this paper, the complex symbol and its associated bit vector X_K will be used interchangeably.

The optimal MAP detector is to compute the log-likelihood ratio (LLR) value for the a posteriori probability (APP) of each transmitted bit. Assuming there is no a priori information for the transmitted bit, the LLR APP of each bit Xk,b can be computed

\[ LLR(xk, b) = \frac{\sum_{y \in x_k} \exp[-1/2\sigma^2\|y - H.s\|^2]}{\sum_{y \in x_k} \exp[-1/2\sigma^2\|y - H.s\|^2]} \]

(2)

With max-log approximation,
Note that to form LLR for bit \( X_{k,b} \), both the ML hypothesis and the counter-hypothesis of bit \( X_{k,b} \) are required. Otherwise, the magnitude of the LLR will be undetermined. If a (sorted) QR decomposition of the channel matrix according to \( H=QR \) is used, where Q and R refer to an \( N_t \) \& * \( N_t \) \& unitary matrix and \( N_t \) \& * \( N_t \) an upper triangular matrix is changed to

\[
LLR(x_{k,b}) = 1/2\sigma^2 \left( \min_{s : x_{k,b} = 1} d(s) - \min_{s : x_{k,b} = +1} d(s) \right)
\]

Where the Euclidean distance \( d(s) \),

\[
d(s) = ||y - R.s||^2 = \sum_{k=0}^{N-1} (y_k - (R.s)_k)^2
\]

III. PATH-PRESERVING TRELLIS-SEARCH ALGORITHM

Computing the bit LLR in (3) requires searching for a ML hypothesis and a counter-hypothesis of this bit over a large search space. To reduce the search complexity and avoid the missing counter-hypothesis problem, we introduce a path-preserving trellis-search (PPTS) algorithm for soft MIMO detection.

A. Unconstrained Trellis Model

The Euclidean distance in (4) can be computed recursively. To visualize the recursion, we create a graph model, which resembles an unconstrained “trellis”. As an example, Fig. 1 shows the trellis graph for the 4x4 4-QAM system. In this graph, nodes are ordered into \( N_t \) \& vertical slices or stages, where stage \( k \) corresponds to symbol \( s_k \) transmitted by antenna \( k \). The trellis starts with a root node and ends with a dummy sink node. The stages are labeled in descending order. In each stage, there are \( Q = 2^{N_t^K} \) different nodes, where each node maps to a constellation point that belongs to a known alphabet. Thus, each transmitted symbol vector is a path from root to sink.

![Trellis graph for the 4x4 4-QAM system](image)

**Fig 3.1** Trellis graph for the 4x4 4-QAM system

B. Multiple Shortest Paths Problem

We transform the soft MIMO detection problem into a multiple shortest paths problem. In the trellis graph, each trellis node \( (k,q) \) maps to a complex symbol \( s_k \) such that each path from root to sink maps to a symbol vector \( S \). A path weight is a measurement of the soft probability for nodes (symbols) on this path. To make a soft decision for every transmitted bit, finding one shortest path is not enough. We want to find multiple paths which cover every node in the trellis graph. The multiple shortest paths problem is defined as follows. For each \( (k,q) \) node in the trellis graph, find a shortest path from root to sink that must visit this node \( (k,q) \). The corresponding shortest path weight is related to the symbol probability. If we can find such a conditional shortest path for each node in the trellis, we will then have one soft information value for every possible symbol transmitted on every antenna. As a result, we will have sufficient soft information values to avoid the missing counter-hypothesis problem. Thus, the LLR for every data bit can be formed accurately based on these soft information values.

IV. VLSI ARCHITECTURE

In this section, we describe VLSI architectures for the proposed PPTS detector. We introduce a fully-parallel “systolic” architecture to achieve the maximum throughput performance, and a “folded” architecture to reduce area for lower throughput applications. For the sake of clarity, we describe a PPTS detector architecture with for the 4 \& 4 16-QAM system. It should be noted that the architecture described can be easily scaled for other values of and other MIMO configurations.

A. Fully-Parallel Systolic Architecture

The fully-parallel “systolic” architecture for \( N_t = 4 \) antenna system. This architecture is fully pipelined so that it can process one MIMO symbol in every clock cycle. In this architecture, the main processing elements include three path reduction units (PRUs), three path extension units (PEUs), four path selection units (PSUs), and four LLR calculation (LLRC) units. The detailed structures of these processing elements will be described in the following subsections.

The three PRUs and one PSU are employed to implement the path reduction algorithm. The main diagonal of the systolic array is related to the path reduction data flow. The PRU implements one main iteration loop of Algorithm by employing path reduction processors to simultaneously process \( Q \) nodes in a certain stage implements PSU\(_0\) the final selection step of Algorithm by using \( Q \) search units. The data flow for the path reduction is as follows. First, receives \( R, Y \), and the precomputed \( |Y| \), and it computes all the path candidates \( \beta^n_m(i,j) \) in parallel, which are fed to the next PRU, i.e.,PRU\(_2\). Then,PRU\(_2\) computes \( \beta^n_m(i,j) \), which are fed to PRU\(_1\) , and so forth. Finally,PSU\(_0\) receives \( \beta^n_m(i,j) \) from PRU\(_1\) and computes, which are fed to to compute . The three PEUs and three PSUs are employed to implement the path extension algorithm. Each row (but the last) of the systolic array is related to the path extension data flow . The PEU implements one main iteration loop of Algorithm by employing path extension processors to simultaneously extend nodes in a certain stage. The PSU is used to implement the final selection step of Algorithm. The data flow for the path extension is as follows. To detect antenna, \( k \geq 1 \), k-1 number of the PEUs and 1 PSU are used. Let \( k = 1 \) . First, PEU\(_1\) receives \( \beta^n_m(i,j) \) from PRU\(_1\) and
it computes $Q^{(m)}(k,i,t-1,j)$, which are fed to PEU$_{k+1}$. Next, PEU$_{k+1}$ computes $Q^{(m)}(k,i,t-2,j)$, which are fed to PEU$_{k+2}$, and so forth. Finally, PSU$_k$ receives $Q^{(m)}(k,i,0,j)$ from PEU$_{k+1}$ and computes $y^{(0)}(k,i,0)$, which are fed to LLRC$_k$.

Outputs $W$ of the C-S unit are candidates for the second smallest data among all the $P$ inputs. The MFU takes data inputs and feeds them to $16$ CMP units, where each CMP unit generates the winner and the loser of its two data inputs. The connection of the computational blocks in the MFU resembles a tree-like structure. Every two CMP units are connected to one 4:3 C-S unit, where the outputs of the 4:3C-S unit are the winner of its four data inputs, and two candidates for the second winner. Every two 4:3 C-S units are connected to one 6:4 C-S unit, where the outputs of the 6:4 C-S unit are the smallest among its 6 data inputs, and three candidates for the second smallest data. Similarly, every two 6:4 C-S units are connected to one 8:5 C-S unit, and two 8:5 C-S units are connected to a final 10:6 C-S unit. Finally, output of the 10:6 C-S unit is the smallest data among the 32 data. Outputs of the 10:6 C-S unit are the five candidates for the second smallest data among the 32 data inputs. A MIN unit is used to generate the second smallest data.

2) PEU: The PEU implements the path extension algorithm. The PEU has a very similar architecture to the PRU. Each path extension processor contains one MFU and one PCU, where the MFU is used to select the best $M = 2$ paths from QM = 32 path candidates. Fig. 10 shows the block diagram for the MFU unit which finds the minimum value $Z_0$ and the second minimum value $Z_1$, from its 32 data inputs ($I_0$ to $I_{11}$). The MFU is comprised of 16 CMP (comparison) units, 15 variable size C-S (compare and select) units, and one MIN unit. The CMP unit compares two data inputs and , and outputs the smaller one (or the “winner”): $L$, and the larger one (or the “loser”): $L= \text{max}(A,B)$, and the sign: $S=(A-B)$.

Outputs $W$ of the C-S unit are candidates for the second smallest data among all the $P$ inputs. The MFU takes data inputs and feeds them to $16$ CMP units, where each CMP unit generates the winner and the loser of its two data inputs. The connection of the computational blocks in the MFU resembles a tree-like structure. Every two CMP units are connected to one 4:3 C-S unit, where the outputs of the 4:3C-S unit are the winner of its four data inputs, and two candidates for the second winner. Every two 4:3 C-S units are connected to one 6:4 C-S unit, where the outputs of the 6:4 C-S unit are the smallest among its 6 data inputs, and three candidates for the second smallest data. Similarly, every two 6:4 C-S units are connected to one 8:5 C-S unit, and two 8:5 C-S units are connected to a final 10:6 C-S unit. Finally, output of the 10:6 C-S unit is the smallest data among the 32 data. Outputs of the 10:6 C-S unit are the five candidates for the second smallest data among the 32 data inputs. A MIN unit is used to generate the second smallest data.

3) Throughput Performance of the Systolic Architecture

The proposed systolic MIMO detector architecture can provide very high throughput performance. This architecture is fully pipelined so that it can process one MIMO symbol in every clock cycle. Generally, if we let the clock frequency be MHz, then the throughput (Mbps) for a $N_r \times 16$ QAM system can be expressed as

$$\text{throughput}_{\text{systolic}} = N_r \cdot \log_2 Q \cdot f_{\text{clk}}$$

As an example, assuming a system clock of 400 MHz, the systolic architecture can provide a throughput of 6.4 Gbps for a $4 \times 16$-QAM system.

V. SIMULATION RESULT

The proposed systolic PPTS detector with can achieve a 6.4 Gbps throughput when running at 400 MHz. As can be seen from the table, the proposed detectors achieve very high data throughput while still maintaining a low area requirement. Compared to the K-Best detector from the PPTS detectors $M=2$ with have a better area efficiency based on the area metric. The PPTS detector with achieves a balanced tradeoff between hardware complexity and error.
performance (0.3 dB loss). The PPTS detector with achieves a close-to-optimal error performance with a reasonable hardware cost. Therefore, the proposed detector is a viable solution for the Gbps MIMO detection problem as it achieves both high throughput performance and good error performance.

VI. CONCLUSION

We propose a novel soft-output MIMO detector architecture based on the PPTS algorithm. The PPTS algorithm is a search efficient algorithm based on a path-preserving trellis search approach. We introduce a path reduction and a path extension algorithm to reduce the search complexity while still maintaining sufficient soft information values to form the LLRs. We avoid the missing counter-hypothesis problem by keeping multiple paths during the trellis search process. Simulation results show that the PPTS algorithm can achieve very good error performance with a small M value. The proposed MIMO detector has great potential for application in the next generation Gbps wireless systems by achieving very high throughput and good error performance.

VII. REFERENCES