Encoding Technique for Low Power Design

Rajdip Das

Department of Electronics and Communication Engineering Supreme Knowledge Foundation Group of Institutions 1, Khan Road Mankundu, Hooghly, 712123, West Bengal, India

Abstract— This research paper is a survey of the current status of research and practice in various disciplines of low power VLSI developments. The paper briefly discusses the rationale of the contemporary, and concentrates on low power design, it presents the metrics and techniques that are used to access the merits of the assorted proposed for the improved energy efficiency. Power dissipation [1], [5] has become an important consideration in terms of performance and scope for VLSI chip design. The research paper describes the varied strategies, methodology, and techniques for low power system design. Here also we have got to propose the encoding technique and compared with silent coding to scale back the transition state and conserved the power which is additionally described during this research.

Keywords—Power minimization, encoding technique, silent coding.

I. INTRODUCTION

More and more sophisticated signal processing systems are being introduced with a VLSI chip as the degree of integration continues to expand; these signal processing applications require not only high computing capabilities but also considerable energy consumption. The efficiency and field remain two key design objectives, electricity consumption in today's VLSI device design has become an important issue. Two main constrain are required for low power VLSI systems [2], [3]. Firstly, with the continuous increase in operating frequency and chip processing power, a big current is needed and thus the heat must be eliminated by proper cooling techniques because of its high energy consumption. Secondly, battery life is limited in handheld electronic devices; low power architecture ensures that these lightweight devices have an increased running period. Diwakar Tiwary [4] gave some ideas about different power management techniques which has opened up a new gateway in the field to meet futuristic challenges.

However, the critical guiding force is that lack of adequate power to detect statistically significant change is becoming a major issue incorporating more transistors on a single chip or a module for multi-chip. Preliminary results have shown the feasibility of energy consumption that would significantly reduce the heat resulting from VLSI circuit packaging, which includes output processes and programs. After a few dormant years recently there has been a rapid turnover of designing a power reduction technique [6] for high-performance criteria. These strategies were able to yield a reduction in the severity of low power architecture, such as the clock gating for complex power reduction or several (multi-V_t) levels to minimize leakage current are the existing technologies [7] which are already well-established and funded.

The main aim of this research is to reduce the no of transitions state. As we decrease the transitions we can conserve the power in a much more efficient way. In serial coding, SILENT coding is the most effective coding. In this paper, we have decreases the number of transitions more than the SILENT coding technique. The rest of the paper is organized as follows: The low power encoding and decoding methodology are presented in Section III, and experimental results in Section IV. Finally, the conclusion and future works are discussed in Section V.

II. LITERATURE SURVEY

There are different encoding techniques for low power design to scale back the transition, which means to cut back the switching activity so that we can conserve the power. Several techniques are accustomed which implements sequential data and a few are used for parallel data. Some of the examples of coding techniques are differential encoding techniques, sparse encoding, and limited-weight codes (LWC) are summarized below.

A. Differential Encoding

Differential encoding [8] comes under the algebraic encoding category which transmits XOR bit in between two consecutive values. In certain scenarios, its bus value shows a strong connection between them and due to this striking feature, the hamming distance (HD) between two successive values is either large or small. For example, most of the least significant bits (LSB) are identical, triggering a small HD for two succeeding values. On a similar scale, most significant bits (MSB) show a contrasting feature because of sign extension, which results in large HD. In both the situation, the use of differential encoding reduces bit transition state, as a result, almost all the bits within codeword (CW) become 0, and if delayed it becomes 1.

B. Sparse Encoding and limited-weight codes(LWC)

The Sparse Encoding technique offers an encoding scheme to reduce the number of 1s. A K-LWC is a sparse code illustration that corresponds to a community of CWs weighing up to K [9]. Note that in this term, the weight of a CW is the 1s number. We refer the reader to previous works [10], [11] for a statistical foundation of LWC. LWCs are constrained by the high logical complexity of their encoder and decoder and are not ideal for communication on the chip. The above encoding does not use any redundancy or metadata in either space or time. Space redundancy describes the use of additional bus lines and time redundancy demonstrates the use of extra transfer cycles.

ISSN: 2278-0181

III. METHODOLOGY

We proposed an encoding technique which helps to reduce the transition. Our encoding technique is applicable in sequential data. It helps to consume power as well as save battery life. We also found the decoding of our proposed encoding technique. We implemented this Technique in 'Xilinx'. It briefly explains below.

A. Proposed Encoding Technique

In proposed encoding technique, as shown in Table I it checks every consecutive strings of length eight of each byte. First we take an arbitrary eight data bit like a_0 , a_1 , a_2 , a_3 , a_4 , a_5 , a_6 , a_7 . (e.g. - 11010010). At first we check two bit a_7 and a_6 , if there is a transition then check the third bit i.e. a_7 . So if the transition likes $0 \to 1 \to 0$ or $1 \to 0 \to 1$ then last two bits are swapped.

For example,

 $010 \to 001$

 $101 \to 110$

Or else put a_7 bit as it is and then the start checking from the next bit i.e. a_6 , and the process is being continued. Two additional lines L_1 and L_2 are introduced to check whether the swapping has done or not. First we divide the eight bit into four bit. If swapping is done in between a_7 to a_4 then L_2 is considered as 1, otherwise L_2 is considered as 0. If swapping happens in between a_3 to a_0 then L_1 is considered as 1, otherwise L_1 is considered as 0.

т	٨	RI	- 17	1

Input	No. of Transition	Output	No. of Transition	L ₁ L ₂				
10101010	7	11000110	3	1 1				
01010001	4	00110001	4	1 0				
10001010	5	10000110	3	0 1				
11111111	2	11111111	2	0 0				

Fig 1. Example of encoding output

B. Proposed Decoding Technique

- Case 1: If L₁ gets 1 then it will check from a₀ to a₄. When it will get different bit after two same bit then swapping occurs in that position.
- Case 2: If L₂ gets 1 then it will check from a₃ to a₇. When it will get different bit after two same bit then swapping occurs in that position.
- Case 3: When $L_1 = L_2=0$ then the result will get after decoding will be same as encoding.
- Case 4: When L₁=L₂=1 then checking occurs from a₀ to a₇.We summarized it in Table II, as shown below.

TABLE II Encoding L1 L2. Decoding 11000110 10101010 1 00110001 01010001 0 1 10000110 0 1 10001010 11111111 11111111 0 0

Fig 2. Example of decoding output

C. Proposed Technique Implementation in Xilinx

Xilinx is a synthesis tool that changes over Schematic/HDL design entry into practically proportional rationale logic gates on Xilinx FPGA, with streamlined speed and region. It has some unique features i.e. it has mixed mode HDL design entry, Xilinx ISE permits mix with different synthesis engine from mentor graphics/exemplar, synopsis, and simplicity (XST is restrictive Synthesis Tool of Xilinx.). We have selected Xilinx for speed, reliability, logic density and stability. We have also implemented the encoding, and decoding code in Xilinx. We have included a code of proposed encoding (Fig. 3) and decoding code (Fig. 4, 5) for reducing the transition state and data redundancy in Xilinx.




Fig 3. Proposed Encoding Code




Fig 4. Proposed Decoding Code (1)

ISSN: 2278-0181




Fig 5. Proposed Decoding Code (2)

IV. EXPERIMENTAL RESULTS

Preliminary functional experiments were performed to test the working functioning of CPU. Fig. 6 denotes the output of the encoding code which is simulated in the Xilinx ISE, and it is seen that when the reset signal is set to '1' value, it puts the CPU in the state of reset 1, which is the first condition of reset order. After the reset signal is fixed to '0', the CPU can have the ability to execute the reset sequence. From the above factors it is concluded that there are two most excellent signals to watch out for, such as current state and next state. It was interesting to note that, when the reset input was set to '1', the CPU remained in reset 1 condition and when the signal reset is fixed to '0', on the rising boundary of the signal clock, current_state proceeds to reset 2 condition. At each signal clock rising edge which causes the CPU to proceed to the next step. A set of experiments were undertaken using different parameters each time until the source array is copied to the destination array. The simulator begins the simulation process. If the simulation is run ahead 100 nanoseconds, we observed that the CPU will start the reset sequence as the information is collected. This test is designed to verify the validity of functionality and the routed design. Note that, instead of one transition, the waveforms that are generated have number of transitions which are settled out. This transition encoding technique gives better results than other encoding techniques.

TABLE III

Parallel	Data	Transition	Silent	Transition	Proposed	Transition
Lines	Stream	without coding	Coding	with Silent coding	Encoding	with encoding
\mathbf{A}_0	11010101	6	10111111	2	11100011	2
\mathbf{A}_1	11011010	5	10110111	4	11100110	3
A_2	01100000	2	01010000	4	01100000	2
A_3	01111110	2	01000001	3	01111110	2
A_4	11001001	4	10101101	6	11000101	4
A_5	00010100	4	00011110	2	00001100	2
A_6	00101100	4	00111010	4	00011100	2
A_7	01100101	5	01010111	5	01100011	3
		Total=32		Total=30		Total=20




Fig 6. Output of Encoding reducing transtion state

A. Comparison Between SILENT Coding And Proposed Encoding Technique

We have compared SILENT coding and our proposed technique. It is known to all of us that SILENT coding reduces more transitions than any other serial encoding technique. So we compared with the technique to our proposed technique as shown in Table III. From the table, we can see that our proposed technique is much more efficient, and it reduces more transitions than SILENT coding.

V. CONCLUSION & FUTURE WORKS

In our proposed encoding technique the main motto is to attenuate the number of transitions within the serial circuit to cut back dynamic power consumption because of switching activity within the capacitances. The proposed method has been compared with the SILENT encoding technique, which is merely effective for multimedia data applications. The encoding structure has been implemented that always ends up in a significant reduction within switching activity. The framework is tested for various sorts of data streams while accounting for the info correlations. It was observed that unlike the SILENT coding, power savings are achieved for all data types. However, the addition of two extra lines causes a touch area and power overhead and it requires special attention.

Future work should focus on the minimization of transition state by correct techniques of the region, and the overhead efficiency. We are still seeking to use such an encoding strategy that reduces the area overhead due to encoder and decoder circuit.

ACKNOWLEDGMENT

I want to acknowledge my deep sense of gratitude to my research guide Ms.Somrita Ghosh who directed and guided me with her timely advice and constant inspiration which eased the task of my research work.

REFERENCES

- An Implementation of Integrable Low Power Techniques for Modern Cell-Based VLSI Designs ,Ming-Chung Lee and Herming Chiueh ,doi 10.1109/ICECS.2006.379932.
- [2] V. Sharma, S. Kumar, "Low-Power 1-bit CMOS Full Adder using Subthreshold Conduction Region", International Journal of Scientific & Engineering Research, Vol. 2, June 2011.
- [3] S. Hanson, B. Zhai, K. Bernstein, D.Blaauw, A. Bryant, L.Chang, K. K. Das, W. Haensch, E. J. Nowak, D. Sylvester, "Ultra -Low Voltage, Minimum-Energy CMOS", IBM Journal of Research and Development, Vol. 50, No. 4-5, pp. 469-490, 2006.
- [4] Power Management for Low Power VLSI design, Diwakar Tiwary, Mohd Javeed, 2018 IJCRT Volume 6, Issue 2 April 2018 | ISSN: 2320-2882.
- [5] Various Methodologies for Low-Power VLSI designs, Dr. R. Prakash Rao, JASC: Journal of Applied Science and Computations Volume 5, Issue 10, October/2018, ISSN NO: 1076-5131.
- [6] Rahul. M.Rao, Jeffery L.Burns, Richard B.Brown, "Circuit Techniques for gate and subthreshold leakage minimization in future CMOS technologies" Proc. ISLPED, pp70-73, 2002.

- [7] Prasad Subramanian, "Power management for optimal power design", ESILICON, Corp.2010.
- [8] D. Jahier Pagliari, E. Macii, and M. Poncino, "Approximate differential encoding for energy-efficient serial communication," in Great Lakes Symposium on VLSI. ACM, 2016, pp. 421–426.
- [9] M. R. Stan and W. P. Burleson, "Limited-weight codes for low-power I/O," in International Workshop on low power design, vol. 6, no. 3, 1994, pp. 6–8.
- [10] M. Choudhury, K. Ringgenberg, S. Rixner, and K. Mohanram, "Single-ended Coding Techniques for Off-chip Interconnects to Commodity Memory," in Design, Automation & Test in Europe Conference & Exhibition, 2007. DATE'07. IEEE, 2007, pp.1–6.
- [11] Y. Song, M. N. Bojnordi, and E. Ipek, "Energy-efficient data movement with sparse transition encoding," in Computer Design (ICCD), 2015 33rd IEEE International Conference on, 2015, pp. 399– 402