Design of Small-Gm Operational Transconductance Amplifier in 0.18μm Technology

VIKRAM PALODIYA\textsuperscript{#1,2}, SHWETA KARNIK\textsuperscript{#2}, MAYANK SHRIVASTAVA\textsuperscript{#3,4}, JITENDRA DODIYA\textsuperscript{#4}.

\textsuperscript{#1,2} Micro Electronics and VLSI design, \textsuperscript{#3,4} Digital Communication.

\textsuperscript{#1,2} SGSITS, Indore, \textsuperscript{#3,4} PCST, Indore (M.P.) India.

Abstract- This paper presents design concept of Small-Gm Operational Transconductance Amplifier (OTA). The 0.18μm CMOS process is used for Design and Simulation of this OTA. This OTA having a bias voltage 1.8 with supply voltage 1.8 V. The design and Simulation of this OTA is done using CADENCE Spectere environment with UMC 0.18μm technology file. The Simulation results of this OTA shows that the open loop gain of about 76 dB which having Unity Gain Frequency of 90.25 MHz This OTA is having CMRR of 91 dB and PSRR of 80dB. This OTA having power dissipation of 0.74 mW and Slew Rate 2.344 V/μsec.

Keywords- Small-Gm OTA, Cadence, CMRR, PSRR, Power Dissipation, CMOS IC Design.

1. INTRODUCTION

Due to recent development in VLSI technology the size of transistors decreases and power supply also decreases. The OTA is a basic building block in most of analogue circuit with linear input-output characteristics. The OTA is widely used in analogue circuit such as neural networks, Instrumentation amplifier, ADC and Filter circuit. The operational Transconductance Amplifier (OTA) is basically similar to conventional Operational Amplifiers in which both having Differential inputs. The basic difference between OTA and conventional operational Amplifier is that in OTA the output is in form of current but in conventional Op-Amps output is in form of Voltage. Small-Gm OTA using a current division technique is employed to small trans conductance, which needs only a small capacitor in HPF such that the integration on silicon is highly feasible.

2. SMALL -Gm OPERATIONAL TRANSCONDUCTANCE AMPLIFIER (OTA) DESIGN

Design of OTA: Figure 1 shows the schematic diagram of Small-Gm Operational Tran conductance Amplifier (OTA). In this OTA the supply voltage is \( V_{dd} = 1.8 \text{V} \). An ota usually has very smaller Gm. It is based on a current division voltage-to-current converter technique, as shown in figure 1. The source–Drain voltage of MC1 is adjusted by tuning MC1’s size such that MR1 and MR2 are biased in linear region. The differential voltage, \( (V1-V2) \) is converted to current, respectively flowing across MR1 and MR2. The sizes of MM_1 and MM_2 must be much larger than M1_1 and M1_2 such that the divided currents of M1_1 and M1_2 are smaller than the currents of MM_1 and MM_2. The Transistor M13 is an Output amplifier stage. The design parameters of this OTA are shown in below table I.

There are several different OTA’s are used in which this OTA is a simple OTA with low supply voltage and high gain. The OTA is characterized by various parameters like open loop gain, Bandwidth, Slew Rate, Noise and etc. The performance Measures are fixed Due to Design parameters such as Transistors size, Bias voltage and etc. In this paper we describe design of OTA amplifier and this design is done in 0.18μm technology.

![Figure 1: Small-Gm Operational Transconductance Amplifier](image-url)

<table>
<thead>
<tr>
<th>Device</th>
<th>W/L(μm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>M1,M2,M3</td>
<td>40/0.6</td>
</tr>
<tr>
<td>M4,M5</td>
<td>20/0.6</td>
</tr>
<tr>
<td>M6,M7,M8,M9</td>
<td>42/0.6</td>
</tr>
<tr>
<td>M8,M9</td>
<td>50/0.6</td>
</tr>
<tr>
<td>M10,M11</td>
<td>60/0.6</td>
</tr>
<tr>
<td>M12,M13</td>
<td>0.8/0.6</td>
</tr>
</tbody>
</table>
3. SIMULATION RESULTS

The design of this Small-Gm Operational Tran conductance Amplifier (OTA) is done using Cadence Tool. The Simulation results are done using Cadence Spectre environment using UMC 0.18 μm CMOS technology. The simulation result of the OTA shows that the open loop gain of approximately 76 dB. The OTA has Unity Gain Frequency of about 90.25 MHz. The Table II shows that the simulated results of the OTA. The AC response which shows gain and phase change with frequency is shown in figure 2. The variation in CMRR is shown in figure 3. Figure 4 shows the PSRR of This OTA. The simulated results of this OTA shows that PSRR of 80 dB and CMRR of 91 dB. Figure 5 shows the Layout of This OTA. DRC (Design Rule Check) is shown in figure 6. LVS (Layout versus schematic) and RCX is shown in figure 7, 8.

**TABLE II**

<table>
<thead>
<tr>
<th>S.NO.</th>
<th>Experimental</th>
<th>Results Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Open Loop Gain</td>
<td>76.83dB</td>
</tr>
<tr>
<td>2</td>
<td>3dB Frequency</td>
<td>31.41kHz</td>
</tr>
<tr>
<td>3</td>
<td>Unity Gain Frequency</td>
<td>90.25MHz</td>
</tr>
<tr>
<td>4</td>
<td>Slew Rate</td>
<td>2.344V/μsec</td>
</tr>
<tr>
<td>5</td>
<td>Power Dissipation</td>
<td>0.74mW</td>
</tr>
<tr>
<td>6</td>
<td>Load Capacitance</td>
<td>0.1pF</td>
</tr>
<tr>
<td>7</td>
<td>PSRR</td>
<td>80dB</td>
</tr>
<tr>
<td>8</td>
<td>CMRR</td>
<td>91dB</td>
</tr>
</tbody>
</table>

Figure 2: Shows AC response which shows gain and phase change with frequency.

Figure 3: Change in CMRR with frequency.

Figure 4: Change in PSRR with frequency.

Figure 5: Layout of OTA

Figure 6: DRC (Design Rule Check) of OTA

Figure 7: LVS (Layout versus Schematic) check

Figure 8: RCX check
4. CONCLUSION
In this paper we present a Small-Gm Operational Tran
cconductance Amplifier (OTA) topology for low voltage and
low power applications. This OTA can be used in low power,
low voltage and high time constant applications such process
controller, physical transducers and small battery operated
devices. This work can be used in filter design, ADC design
and instrumentation amplifiers because of its high gain, high
CMRR and low power consumption.

5. REFERENCES
CMOS Op Amp with a rail-to-rail constant-gm input stage and a
class AB rail-to-rail output stage”, IEEE 1993 ISCAS, Chicago,
pp.1314-1317.

G.Mayer “Analysis and design of analog integrated circuits”,Forth


Instrumentation Amplifier for Biosignal Acquisition System”,IEEE


Authors Profile:

VIKRAM PALODIYA
MTECH degree in Microelectronics
and VLSI Design from SGSITS Indore 2011, working in the
field of VLSI design. B.E degree in electronics and
communication engineering in GEC Ujjain 2008 from Rajiv
Gandhi technical university Bhopal

SHWETA KARNIK
Perusing MTECH degree in
Microelectronics and VLSI Design from SGSITS Indore 2012,
working in the field of VLSI Design. B.E degree in Bio-
Medical Engineering from Rajiv Gandhi technical university
Bhopal, INDIA in 2009.

MAYANK SHRIVASTAVA
Perusing MTECH degree in Digital
Communication from PCST Indore 2013, working in the field
of digital design. B.E degree Electronics and Communication
Engineering in IIST Indore 2009 from Rajiv Gandhi
Technical University Bhopal.

JITENDRA DODIYA
Perusing MTECH degree in Digital
Communication from PCST Indore 2013, working in the field
of digital design. B.E degree Electronics and Communication
Engineering in PCST Indore 2009 from Rajiv Gandhi
Technical University Bhopal.