Design of A Pipeline for A Fixed-Point Multiplication using Single Electron Tunneling Technology

Anup Kumar Biswas
Assistant Professor, Department of Computer Science and Engineering
Kalyani Govt. Engineering College, Kalyani,
Nadia-741235, West Bengal, India,

Abstract:- For high operating speed, low power consumption, and high integration density-based equipment(s) are financially indispensable in engineering, science and technology in the present era. Single Electron tunneling Device (SED) is one such equipment by which all Boolean logic gates can be implemented. SEDs and Linear Tunnel Gates (TLG) are capable of controlling the transport of only an electron through the tunneling junction. It is a single electron that is sufficient to store information in the SED in the atmosphere of 0K. Power consumed in the single electron tunneling circuits is very low in comparison with (CMOS) circuits. The processing speed of TLG based device will be nearly close to electronic speed. The single-electron transistor (SET) and LTG attracts the researchers, scientists or technologists to design and implement large scale circuits for the sake of the consumption of ultra-low power and its small size. All the tunneling events for the case of a LTG-based circuit happen when only a single electron tunnels through the tunnel junction under the proper applied bias voltage and multiple input voltages. For implementing a fixed-point Multiplication circuit, LTG would be a best candidate to fulfil the requirements of it. Ultra-low noise is generated during tunneling through the LTG based circuit. Different logic gates, a D-Flip-flop, a full adder are implemented, and based on them, a “Pipeline for a fixed-point Multiplication” is presented at last.

Key words: Electron-tunneling, Coulomb-blockade, pipeline, Multiplication, linear threshold gate

1. COULOMB BLOCKADE AND SINGLE ELECTRON TRANSISTOR

A tunnel junction in Fig 1(a) comprises a thin insulating barrier between the two conducting electrodes It is having a capacitance C and a resistance $R_t$. The electrodes of the tunnel junction may be a superconducting or semiconducting. If they are of superconducting, electrons with one elementary charge (1.602×10$^{-19}$ C) carry the current.

In the classical electrodynamics, current can’t flow through the insulating barrier. But in the case of quantum mechanics, there must be a positive probability (i.e., more than zero) for an electron residing one side of the barrier to reach the other side of it when the proper bias or input voltages are supplied. If bias voltage is applied properly, there will be a current flow. Neglecting other effects, in accordance with first-order-approximation-tunneling, current will be following in proportion to the applied bias voltage. In the case of electrical terms, a tunnel junction shown in Fig 1(a) behaves as a resistor having a constant value depending on its barrier thickness. If two conductors are connected with an insulating layer between them, there will have not only a resistance but also a capacitance in the junction. In this context, the insulator acts as dielectric and two conducting plates with dielectric forms a capacitor in the tunnel junction. For the discrete nature of electric charge, current following through a tunnel junction is a series of events in which merely one electron will be able to pass or tunnel through the tunnel junction. If the single electron tunnels the junction, the tunnel capacitance is charged with an elementary charge $q_e$ (1.602 × 10$^{-19}$ C) building up a voltage $V=\frac{q_c}{C}$, where $C=$junction capacitance. When the capacitance of the tunnel junction is ultra-small, the voltage building up in the tunnel junction may be adequate to prevent another electron to pass through. The electrical current is suppressed as the bias voltage is lower than the voltage created in the tunnel junction and the resistance of the device will no longer remain constant. The increment of the differential resistance of the tunnel junction around zero bias is called the Coulomb blockade [3, 10, 13, 17].
The principle of single-electron technology [2, 3, 4, 9, 16] is developed on the basis of the single electron tunneling and Coulomb blockade. Single electron tunneling circuits seems to be a promising candidate for future VLSI circuits for its ultra-low power consumption, ultra-small size, reducing node capability and rich functionality.

A (SET) [4, 5] made up of two tunnel junctions shown in Fig. 1(b) having their capacitances and resistances $C_1$, $C_2$ and $R_1$, $R_2$ respectively, shares only a common island with a low capacitance. The electric potential of the island can be tuned in by a third electrode, called gate, and the gate is capacitively coupled (gate capacitance $C_g$) to the island. An extra capacitance $C_{g1}$ may intentionally be connected to the island for the purpose of manipulating the gate voltage (input). The drain, source and gate voltages are marked by $V_D$, $V_S$ and $V_G$ respectively. For proper operations of SET both of the resistances $R_1$, and $R_2$, are to be greater than $R_q = \hbar/e^2 \approx 25.8$ KΩ and charging energy $E_C = e^2/2C$ [where $C = C_1 + C_2 + C_g + C_{g1}$] has to be greater than thermal fluctuations $kT$, i.e., $E_C = e^2/2C > kT$, the product of the Boltzmann constant, $k$, and the temperature, $T$ in kelvin. The Boltzmann constant value is $1.380649 \times 10^{-23}$ joule/kelvin, or $1.380649 \times 10^{-16}$ erg/kelvin.

2. INVERTER

The inverter [3, 7, 8] depicted in Fig. 2(a) is made up of two SETs connected in series. The same input voltage is directly coupled to the islands of the SET1 and SET2 through two capacitors $C_1$ and $C_2$ respectively. The island of each SET has a size smaller than 10 nm of gold and their capacitances must be less than $10^{-13}$ F. The output terminal $V_o$ is connected to the common channel of the two SETs and to the ground via a capacitor $C_L$ to put down charging effects.

For the inverter, the parameters values chosen are: $V_{g1}=0$, $V_{g2}=0.1 \times \frac{qC}{e}$, $C_L = 9C$, $t_4 = \frac{1}{10} C$, $t_3 = \frac{1}{2} C$, $t_2 = \frac{1}{2} C$, $t_1 = \frac{1}{30} C$, $C_1 = \frac{1}{2} C$, $C_2 = \frac{1}{2} C$, $C_{g1} = \frac{17}{4} C$ and $C_{g2} = \frac{17}{4} C$, $R1 = R2 = 100$KΩ. For simulation purpose, the value of $C$ is taken 1aF.

The operation of the inverter will be like this: - the output $V_o$ value will be high when the input voltage $V_{in}$ is low and $V_o$ value will be low when the input voltage is high. For achieving this target, we set the voltages $f or V_{g1} = 0 and V_{g2} = 16mV$ along with the tuning gate voltages, at present, $V_{in}$ both for SET1 and SET2. Now if $V_{in}$ is low, the SET1 is in conduction mode and the SET2 is in Coulomb blockade. This effectively results the output to voltage $V_o$ and causes the output voltage to be high, Coulomb blockade interferes the steady flow of current whenever the high voltage (logic 1) is applied to the input, it causes to shift the induced charge on each of the islands of the two SETs by a fraction of an electron charge and keeps the SET1 in Coulomb blockade and the SET2 in conducting mode. As a result, the output shifts from high to low.
In this work we assume the Boolean logic inputs corresponding to the voltages like: logic “0” = 0 Volts and logic “1” = 0.1 × 1.602 × 10−3 = 16.02 ± 16 mV.

3. MULTIPLE INPUT THRESHOLD LOGIC GATE

The multiple input threshold gate [5, 7, 8, 14] consists of a tunnel junction, two multiple inputs connected at points ‘a’ and ‘b’. Each input voltage \( V_k \) for the upper side is connected to point “b” through the capacitor \( C_k^P \) and each input voltage \( V_l \), for the lower side is connected to point “a” through the capacitor \( C_l^P \). Bias voltage \( V_b \) is also connected to point “b” through a capacitor \( C_b \). Point “a” is grounded through a capacitor \( C_0 \). The capacitor of tunnel junction is \( C_j \). This multiple input threshold logic gate can also be defined as a Junction-Capacitor (C-J) circuit. Using the Junction-Capacitor circuit we will be able to implement the linear threshold gate (LTG) being presented by the signum function of \( g(x) \) expressed by equations (3) and (4).

\[
\begin{align*}
    f(x) &= \text{sgn}(g(x)) = \begin{cases} 
        0, & \text{if } g(x) < 0 \\
        1, & \text{if } g(x) \geq 0 
    \end{cases} \quad \text{(3)} \\
    g(x) &= \sum_{k=1}^{n} (w_k \times x_k) - \theta \quad \text{…………………………(4)}
\end{align*}
\]

where \( x_k \) are being the n Boolean inputs and \( w_k \) are being the corresponding n integer weights. The linear threshold gate compares the weighted sum of the inputs \( \sum_{k=1}^{n} (w_k \times x_k) \) with the threshold value \( \theta \). If the value of the weighted sum is greater than the threshold or critical voltage value then the logic output of the LTG will be “1”, otherwise it will be “0”.

The tunnel junction capacitance \( C_j \) and the output capacitance \( C_0 \) are considered the two basic circuit elements in a LTG. The input signal vector elements \( \{V_1^n, V_2^n, V_3^n, ..., V_p^n\} \) are weighted by their respective vector element capacitances \( \{C_1^n, C_2^n, C_3^n, ..., C_p^n\} \) and added to the voltage, \( V_j \), across the tunnel junction. On the other hand, the input signal vector elements \( \{V_1^p, V_2^p, V_3^p, ..., V_l^p\} \) are weighted by their respective vector element capacitances \( \{C_1^p, C_2^p, C_3^p, ..., C_l^p\} \) and are subtracted from the voltage, \( V_j \), across the junction.

The critical voltage \( V_c \) is required to enable tunneling action, and it acts as the intrinsic threshold of the tunnel junction circuit. The bias voltage \( V_b \) connected to tunnel junction through the capacitance, \( C_b \), is really being used to adjust the gate threshold to the desired value \( \theta \). When a tunneling phenomenon happens though the tunnel junction an electron passes through the junction from a to b [Fig. 3].

We are using the following notations for the rest our discussion.

\[
\begin{align*}
    C_{\Sigma}^P &= C_b + \sum_{k=1}^{n} C_k^P \quad \text{…………………………(5)} \\
    C_{\Sigma}^P &= C_0 + \sum_{l=1}^{p} C_l^P \quad \text{…………………………(6)} \\
    C_T &= C_b C_j + C_0 C_0^P + C_j C_0^P \quad \text{…………………………(7)}
\end{align*}
\]
When we are thinking of all voltage sources in Fig. 3 to be 0 (or connected to ground), the circuit can be thought of three capacitors connected in series, namely \(C_1^g, C_2^g\) and \(C_j\). Here, \(C_T\) is represented by the sum of all 2-term products of these three capacitances. It is the time to find the expression of critical voltage \(V_c\) of the tunnel junction. We suppose the capacitance of the tunnel junction being \(C_j\) and the remainder of the circuit having the equivalent capacitance is \(C_e\), as observed from the tunnel junction’s perspective, we can measure the critical voltage\[6,7\] for the tunnel junction as

\[
V_c = 0.5 \frac{e}{C_j + C_e} \tag{8}
\]

\[
V_c = 0.5 \frac{e}{C_j + (C_1^g)(C_2^g)} = 0.5 \frac{e}{C_j + \frac{(C_1^g)(C_2^g)}{(C_{1,2}^g)}} \tag{9}
\]

\[
= 0.5 \frac{e(C_1^g + C_2^g) + (C_{1,2}^g)}{C_j} \tag{9}
\]

When we define the voltage across the junction as \(V_f\), a tunnel event will happen through this tunnel junction if and only if the following condition is satisfied.

\[
|V_f| \geq V_c \tag{10}
\]

If the junction voltage is less than the critical voltage i.e. \(|V_f| < V_c\) there being no tunneling events through the circuit’s tunnel junction. As a result, the tunneling circuit remains in a stable state.

Theoretically, the thresholds are being integer numbers. And the threshold logic equations for two inputs AND, OR, NAND and NOR gates can be written \[6\] as follows.

\[
AND(X, Y) = sgn(X + Y - 2) \tag{11}
\]

\[
OR(X, Y) = sgn(X + Y - 1) \tag{12}
\]

\[
NAND(X, Y) = sgn(-X - Y + 2) \tag{13}
\]

\[
NOR(X, Y) = sgn(-X - Y + 1) \tag{14}
\]

If the threshold becomes \(0 = i\) (i being an integer value), this implies that the gates perform their functions correctly for any value in the interval \([i - 1 < 0 \leq i]\). For the purpose of maximizing robustness for variations in parameter values, the threshold value \(0 = i\) is replaced by the average \(0 = i - 0.5\). As a result, the threshold logic equations for the two-input AND, OR, NAND and NOR gates can be expressed as

\[
AND(X, Y) = sgn(X + Y - 1.5) \tag{15}
\]

\[
OR(X, Y) = sgn(X + Y - 0.5) \tag{16}
\]

\[
NAND(X, Y) = sgn(-X - Y + 1.5) \tag{17}
\]

\[
NOR(X, Y) = sgn(-X - Y + 0.5) \tag{18}
\]

The threshold gate-based implementations of the Boolean Logic gates have the same basic circuit topology for all we have to draw in the subsequent sections. The threshold gates consist of a bias capacitance \(C_b\), a tunnel junction having capacitance \(C_j\), and an output capacitance \(C_o\). The AND and OR gates contain two input capacitors. For both the AND and OR gates, the two input capacitors are \(C_1^g = C_2^g = 0.5C\) for positively weighted inputs. On the other hand, for the NAND and NOR gates, two capacitors hold the values as \(C_1^g = C_2^g = 0.5C\) for negatively weighted inputs. Every threshold gates is augmented with an inverter/buffer. The function of the inverter/buffer is to invert the input of a threshold gate. The logic function done by the buffered threshold gate is being the inverse of “which is done by the threshold gate itself”. For instance, a buffered AND gate implements the NAND function. For the rest of our discussion, when we refer to a logic function such as AND, we imply the logic function performed by the entire gate (i.e., threshold gate plus an output buffer).

The parameters used for the implementations and simulations of different gates like AND, OR, NAND and NOR gates and other combinational or sequential circuits are given in Table-1 \[6,7\].

Table-1

<table>
<thead>
<tr>
<th>Threshold gate</th>
<th>(C_b)</th>
<th>(C_o)</th>
<th>(C_1^g)</th>
<th>(C_2^g)</th>
<th>(C_j)</th>
<th>(C_{1,2}^g)</th>
<th>(C_3)</th>
<th>(C_4)</th>
<th>(C_{b1})</th>
<th>(C_{b2})</th>
</tr>
</thead>
<tbody>
<tr>
<td>2-inout AND</td>
<td>10.6C</td>
<td>8C</td>
<td>-</td>
<td>-</td>
<td>0.5C</td>
<td>0.5C</td>
<td>0.1C</td>
<td>0.5C</td>
<td>0.1C</td>
<td>4.25C</td>
</tr>
<tr>
<td>2-inout OR</td>
<td>11.7C</td>
<td>8C</td>
<td>-</td>
<td>-</td>
<td>0.5C</td>
<td>0.5C</td>
<td>0.1C</td>
<td>0.5C</td>
<td>0.1C</td>
<td>4.25C</td>
</tr>
<tr>
<td>2-inout NAND</td>
<td>13.2C</td>
<td>9C</td>
<td>0.5C</td>
<td>0.5C</td>
<td>-</td>
<td>-</td>
<td>0.1C</td>
<td>0.5C</td>
<td>0.1C</td>
<td>4.25C</td>
</tr>
<tr>
<td>2-inout OR</td>
<td>11.7C</td>
<td>9C</td>
<td>0.5C</td>
<td>0.5C</td>
<td>-</td>
<td>-</td>
<td>0.1C</td>
<td>0.5C</td>
<td>0.1C</td>
<td>4.25C</td>
</tr>
<tr>
<td>3-inout AND</td>
<td>11.8C</td>
<td>7.8C</td>
<td>0.4C</td>
<td>-</td>
<td>0.5C</td>
<td>0.5C</td>
<td>0.1C</td>
<td>0.5C</td>
<td>0.1C</td>
<td>4.25C</td>
</tr>
<tr>
<td>3-inout OR</td>
<td>11.8C</td>
<td>7.8C</td>
<td>0.4C</td>
<td>-</td>
<td>0.5C</td>
<td>0.5C</td>
<td>0.1C</td>
<td>0.5C</td>
<td>0.1C</td>
<td>4.25C</td>
</tr>
</tbody>
</table>

\[logic \ 0 \ = \ 0 \ \forall \ \ V, \ \ logic \ 1 \ = \ 16m \ \forall \ \ R_f; \ \ R_f = 10^3 \ \ \Omega, \ \ C_0 = 0.1aF, \ \ other \ \ capacitance \ \ values \ \ are \ \ in \ \ terms \ \ of \ \ C, \ where \ \ C = \ 1 \ \ aF\]
4. AND GATE

For implementing the AND gate we will use the parameters $C_1^N = C_2^N = 0.5aF$, $C_{b1} = C_{b2} = 4.25aF$, $C_{g1} = C_{g2} = 0.5aF$, $C_L = 9aF$, $C_0 = 8aF$, $R_j = 10^5 \Omega$ in Fig. 4(a) and accordingly after running the simulator the output we get is given in Fig. 4(b).

![Fig. 4 (a) AND Gate](image)

![Fig. 4 (b) Simulation result of AND gate](image)

5. NAND GATE

For implementing the NAND gate, we will use the parameters $C_1^P = C_2^P = 0.5aF$, $C_{b1} = C_{b2} = 4.25aF$, $C_{g1} = C_{g2} = 0.5aF$, $C_b = C_3 = 13.2aF$, $C_L = 9aF$, $C_0 = 8aF$, $R_j = 10^5 \Omega$ in Fig. 5(a) and accordingly after running the simulator the output we get is given in Fig. 5(b).

![Fig. 5 (a) NAND Gate](image)

![Fig. 5 (b) Simulation result of NAND gate](image)

6. OR GATE

For implementing the OR gate we will use the parameters $C_1^M = C_2^M = 0.5aF$, $C_3 = 11.7aF$, $C_{b1} = C_{b2} = 4.25aF$, $C_{g1} = C_{g2} = 0.5aF$, $C_L = 9aF$, $C_0 = 8aF$, $R_j = 10^5 \Omega$, $V_s = 16mV$ and accordingly after running the simulator the output we get is given in Fig. 6(b).

![Fig. 6 (a) OR gate](image)

![Fig. 6 (b) Simulation result of OR gate](image)
7. EXCLUSIVE OR (XOR) GATE

For implementing the XOR gate we will use the parameters $C_1^n = C_2^n = C_c^n = C_g = 0.5aF$, $C_3 = 11.7aF$, $C_{b1} = C_{b2} = C_b = 4.25aF$, $C_{g1} = C_{g2} = 0.5aF$, $C_i = 9aF$, $C_0 = 8aF$, $C_j = 0.1aF$, $R_j = 10^5$ $\Omega$, $V_s = 16mV$ and accordingly after running the simulator the output we get is given in Fig. 7(b).

Fig. 7(a) XOR gate  
Fig. 7(b) simulation result of XOR gate

8. DESIGN OF D-FLIP-FLOP USING LOGIC GATES

The flip-flop is a sequential circuit used for storing data from two stable states. A classical D Flip-flop is consisting of four NAND gates and one inverter shown in Fig. 8(a). There are two inputs- D and Clock, and two outputs- Q and $\overline{Q}$. The input output relationship is shown in the truth table in Fig. 8(b).

![Diagram of D-flip flop](image)

Fig. 8(a) Diagram of D-flip flop  
Fig. 8(b) Truth table.

<table>
<thead>
<tr>
<th>Clock</th>
<th>D</th>
<th>Q</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0 or 1</td>
<td>No Change</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

On the basis of the pattern of the D Flip-flop drawn in Fig. 8(a), we can easily implement a D Flip-flop with the help of threshold logic gate based NAND and a buffer/ inverter shown in Fig. 2(a) or 2(c). The same parameters used in the case of a NAND and an inverter will be used in the TLG-based D Flip-flop. The output is provided with the positive edge trigger of the clock.

The input and output signals of the D-Flip-flop shown in the Fig. 9(b) through 9(e) are the D-Flip-flop input signal, Clock signals, output of the Q and output of $\overline{Q}$ respectively.

![Diagram of D-flip flop](image)

Fig. 9 (a) D Flip-flop using one buffer and four NAND gate based on TLG  
(b) D input  
(c) clock signal  
(d) output of Q  
(e) output of $\overline{Q}$

(This work is licensed under a Creative Commons Attribution 4.0 International License.)
9. FULL ADDER

The logical expressions of a full adder [7] for two inputs $X_i$ and $Y_i$ with carry $C_i$ are: (i) sum $S_i$ and (ii) Carry $C_{i+1}$ are given in equations (19) and (20) respectively.

\[
S_i = A_i \oplus B_i \oplus C_i \quad \cdots \quad (19)
\]

\[
C_{i+1} = A_i B_i V B_i C_i V C_i A_i \quad \cdots \quad (20)
\]

According to the equations (19) and (20), we have implemented a full adder circuit in Fig. 10(a). To implement the full adder circuit, it requires two XOR gates, three AND gates and two OR gates which have already been described. The simulation results are shown in Fig. 10(b) and 10(c). Solution space of the full adder having two Boolean expressions of $S_i = (A_i \oplus B_i \oplus C_i) = 1$ and carry out $C_{i+1} = (A_i B_i V B_i C_i V C_i A_i) = 1$ is represented by the Fig. 10(d).
10. CARRY PROPAGATION ADDER

Fig. 10(d) Solution space of $S_i = (A_i \oplus B_i \oplus C_i) = 1$ Black color, and Solution space of $C_{i+1} = (A_i B_i \lor B_i C_i \lor C_i A_i) = 1$ Red color

For the purpose of high-speed operation of addition, the use of Carry-propagation adder (CPA) [19] is needed. The CPA adds two binary numbers of 16-bits and produces an arithmetic sum depicted in Fig. 11(b). The carries generated in this case in successive digits are propagated from LSB end to MSB end. The CPA can be created either by using ripple carry propagation or carry look-ahead technique. Here we have adopted the first case, i.e., ripple carry propagation. A figure of a CPA, an example of its calculation and the symbol of CPA are given in Fig. 11 (a), (b) and (c) respectively.

11. CARRY-SAVE ADDER

A separate high-speed addition technique will be required for adding three numbers at a time and we define this technique as Carry-save adder (CSA) [19]. In CSA the carries will not be allowed to propagate from low to high end but instead they will be saved in a carry vector representing a number. In a general way, an n-bit CSA is specified like this: We assume that $A$, $B$ and $C$ are three n-bit numbers expressed as $A = (a_{n-1}, a_{n-2}, \ldots, a_1, a_0)$, $B = (b_{n-1}, b_{n-2}, \ldots, b_1, b_0)$ and $C = (c_{n-1}, c_{n-2}, \ldots, c_1, c_0)$.

The CSA operations are performed bitwise simultaneously on a column of digits to generate two n-bit numbers as (i) sum vector $S_\nu = (0, S_{n-1}, S_{n-2}, \ldots, S_1, S_0)$ and carry vector $C = (c_n, c_{n-1}, \ldots, c_1, c_0)$, Noted that, the leading bit for the sum vector $S_\nu$, of course, is a 0 and the tail bit for the carry vector $C$ is a 0. Input-output relationship will be expressed by the equations given in (19) and (20), for $i = 0, 1, 2, \ldots, n-1$, where $\oplus$ indicates exclusive-OR and $\lor$ indicates logical OR operation. Now, after the addition of three binary numbers $A$, $B$ and $C$ we obtain the arithmetic sum $S_\nu = A \oplus B \oplus C$. And $S_\nu$ is obtained by bit-wise addition of two binary numbers $S_\nu$ and carry $C_\nu$ shown in Fig. 12(c) i.e., $S_\nu = S_\nu + C_\nu$: The operation of CSA is presented in Fig. 12(d) and its symbol is given in the Fig.12(e).
12. DESIGN OF A PIPELINE FOR A FIXED-POINT MULTIPLICATION

The PCA and CSA discussed above will be used for implementing the Pipeline stages for a fixed-point Multiplication unit [19].

For the design purpose we consider an example of multiplication of two eight-bit integer numbers A and B and their product

\[ P = A \times B \]

where P is a 16-bit number. The fixed-point multiplication can be treated as the sum of eight different partial products depicted in the Fig.13, where

\[ P = A \times B = P_7 + P_6 + P_5 + P_4 + P_3 + P_2 + P_1 + P_0 \]

in this case \( \times \) and + are arithmetic multiplication and addition operations.

![Diagram of CSA](image)

**Fig. 12** (a) Sum \( S_v \), (b) carry \( C_i \) (c) bitwise sum \( S_b \), (d) n-bit CSA and (e) symbol of CSA

The partial product \( P_i \), \( i = 0, 1, 2, ... , 7 \) is obtained after multiplying the multiplicand A by the \( i \)-th bit of the multiplier B. Then we shift the result \( i \) bits to the left for \( i = 0, 1, 2, ... , 7 \). Thus, we obtain \( P_i \) which is \((8 + i)\) bits wide in length with \( i \) trailing zeros.

The summation of all the partial products starting from \( P_0 \) to \( P_7 \) is completed with a Wallace tree of some Carry-save adders (CSAs) and one CPA which is the final stage.

Taking the generation vector of eight bits for the cases A and B, we assume \( A = (a_7, a_6, a_5, a_4, a_3, a_2, a_1, a_0) \) and \( B = (b_7, b_6, b_5, b_4, b_3, b_2, b_1, b_0) \) and \( P = (P_7, P_6, P_5, P_4, P_3, P_2, P_1, P_0) \). With the help of the AND gate and D-Flip-flop, eight numbers of circuit shown from Fig.14 (a) to Fig.14 (h) have been implemented to generate partial products \( P_7, P_6, P_5, P_4, P_3, P_2, P_1 \) and \( P_0 \) with respect to \( (a_7, a_6, a_5, a_4, a_3, a_2, a_1, a_0) \) and one bit from \((b_7, b_6, b_5, b_4, b_3, b_2, b_1, b_0) \) each time.

With the help of circuits drawn like CPA, CSA, partial product-circuits for \( P_0, P_1, P_2, P_3, P_4, P_5, P_6 \) and \( P_7 \) and AND gates we have presented a pipeline bearing four stages and five switching circuits which are driven with the rising edge of clock pulse.
In stage-1, all the required partial products $P_0, P_1, P_2, P_3, P_4, P_5, P_6$ and $P_7$ ranging from 8 bits to 15 bits simultaneously are generated by dint of the diagrams drawn in Fig.14(a) through Fig.14(h). The second stage (stage-2) is made up of two levels of four CSAs merges eight numbers ranging from 8 bits to 15 bits into four numbers ranging from 13 bits to 15 bits. The third stage (stage-3) comprising of two levels of two CSAs merges four numbers ranging from 13 bits to 15 bits into two numbers of 16 bits each. The fourth and final stage (stage-4) consisting of a CPA adds up the two 16 bits numbers to create the final value of 16 bits, the product of A and B, $P = A \times B$.

![Diagram of Partial Product Circuits](image-url)
To find out the delay of a logic gate we require critical voltage \( V_c \) which is given in equations (8) and (9), and tunnel junction capacitance \( C_j \). However, assuming at \( T = 0K \), the switching delay of a logic gate can be calculated using the approach [6, 7].

\[
\text{Delay} = -\frac{eR_t |\ln (P_{\text{error}})\rangle}{|V_j|-V_c} \quad \text{..................(21)}
\]

where \( V_j \) is the junction voltage and \( V_c \) is the critical (threshold) voltage.

The slowest switching happens when the critical voltage \( V_c \) becomes lesser than the tunnel junction voltage \( V_j, V_c < |V_j| \), but very near to it. This will happen, for example when only \( V_{\text{int}} = \text{logic 1} \) resulting \( V_j = 11.8 \text{mV} \) for 2-input NOR, the critical voltage of the tunnel junction voltage \( V_c = 11.58 \text{mV} \). Given that the probability of error change \( P_{\text{error}} = 10^{-12} \), \( R_t = 100 \Omega \). We get a gate delay = 0.072811 \( |\ln (P_{\text{error}})\rangle \) ns = 1.675 ns. In the same way we can determine the circuit delays which have been written in Table-2. When charge tunnels through the tunnel junction, the amount of total energy changes before and after the tunneling. So the difference in the amount of energy in the tunnel circuit before and after the tunneling event is determined by \( \Delta E = E_{\text{before tunnel}} - E_{\text{after tunnel}} = e(|V_j| - V_c) \) and it is the amount of switching energy consumed in a tunnel event in the tunneling circuit.

We have depicted the switching delay as a function of the switching error probability in Fig. 16(a) and the switching delay as a function of the unit capacitance \( C \) is shown in Fig. 16(b).

At first, we have found out the area/element numbers, switching delay, and switching energy consumption for the individual linear threshold gates (using the same methodology as adopted for the Boolean gates). Next, we have calculated the same parameters for more bigger and complex circuits and that are presented in Table-2.

![Diagram of pipeline for fixed-point multiplication](image)

**Table-2**
Time delay for the stage-1 is $0.404\ln(P_{\text{error}})$ ns, for stage-2 is $0.408\ln(P_{\text{error}})$ ns, for stage-3 is $0.408\ln(P_{\text{error}})$ ns, for stage-4 is $3.264\ln(P_{\text{error}})$ ns and for the switching circuit if we consider it as an AND gate then its delay time is $0.062\ln(P_{\text{error}})$ ns.

Fig. 16(a) Delay Vs. Error Probability
(b) Delay Vs. capacitance

So the time delay to produce first output of product $P=A\times B$ for the case of a pipeline is equal to $\tau_{\text{Total}}$:

$$\tau_{\text{Total}} = 0.404\ln(P_{\text{error}}) + 0.408\ln(P_{\text{error}}) + 0.408\ln(P_{\text{error}}) + 3.264\ln(P_{\text{error}}) + 5\times 0.062\ln(P_{\text{error}}) \quad \text{(ns)}$$

If we take the value of $P_{\text{error}}$, for example, $10^{-10}$ then the time required to produce output of product $\tau_{\text{Total}} = 11.62$ ns  

For the context of the pipeline, we are to consider worst case of delay for a stage of four stages in the present situation and this delay is calculated by equation (22)

$$\tau_{\text{max}} = \max\{0.404\ln(P_{\text{error}}), 0.408\ln(P_{\text{error}}), 0.408\ln(P_{\text{error}}), 3.264\ln(P_{\text{error}})\} + 0.062\ln(P_{\text{error}}) \quad \text{(ns)}$$

Therefore the output rate or frequency of the pipeline having stages four is

$$f = \frac{1}{\tau_{\text{max}}} = \frac{1}{3.326 [\ln(P_{\text{error}}) \text{ ns}]}$$

If we take the value of $P_{\text{error}}$, for example, $10^{-10}$ then the output rate will be

$$f = 0.434294 \times 10^9 = 434.294 \text{MHz}$$

From the equation (21) the first output of 16-bit product will be produced after 11.62 ns and thereafter the output rate from equation (24) is 434.294 MHz.

14. COMPARISON OF SET AND TLG

For a CMOS/TTL logic gate the time delay/processing delay for a gate like NAND, NOR, XOR is 12 ns [20], on the contrary the time required for tunneling through a single electron transistor (SET) is approximately 4 ns [4] [5]. The XOR gate using conventional logic circuits needs 16 transistors, whereas this function can be implemented with just one SET [1, 2, 4, 5, 10] i.e. number of nodes are reduced to 1 instead of 16. If the error probability is assumed to be $10^{-15}$ then the delay for the inverter will be 2.3025 ns and similarly the other delays for the other gates can be calculated as shown in Table-3. And it is clear that the TLG based circuit must be faster than the SET based circuit when $P_{\text{error}} = 10^{-15}$.

<table>
<thead>
<tr>
<th>Circuit name</th>
<th>SET Circuit delay(ns)</th>
<th>TLG based circuit delays (ns)</th>
<th>TLG based circuit delays (ns) when $P_{\text{error}} = 10^{-15}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inverter</td>
<td>4x2=8</td>
<td>0.022[ln(P_{\text{error}})]</td>
<td>2.3 ns</td>
</tr>
<tr>
<td>NAND gate</td>
<td>4x4=16</td>
<td>0.080[ln(P_{\text{error}})]</td>
<td>2.76 ns</td>
</tr>
<tr>
<td>OR gate</td>
<td>4x1=4</td>
<td>0.062[ln(P_{\text{error}})]</td>
<td>2.14 ns</td>
</tr>
<tr>
<td>XOR gate</td>
<td>4x1=4</td>
<td>0.102[ln(P_{\text{error}})]</td>
<td>3.5 ns</td>
</tr>
<tr>
<td>D-Flip-flop</td>
<td>16x 2=32</td>
<td>0.342[ln(P_{\text{error}})]</td>
<td>11.81 ns</td>
</tr>
</tbody>
</table>

This work is licensed under a Creative Commons Attribution 4.0 International License.
15. CONCLUSION

In this paper, first how an electron tunnels through a single electron transistor and an inverter is discussed. A generic Linear Threshold logic gate implementation from which we have derived a family of logic gates like AND, NAND, OR, NOR, XOR which are elaborately discussed. All the gates along with a full adder and a D Flip-flop are implemented and are verified by means of simulation using SIMON. The number of elements for logic gates, their delays, power consumed for them are also given in a tabular form. By dint of all these LTG gates and an inverter, a pipeline of complex circuit called “Pipeline for a fixed-point Multiplication” having four stages, has been presented. It is an 8 by 8 bit multiplication pipeline producing 16-bit output. Among the four stages, stage-4 takes more time to execute with respect to other three stages. In single electron tunneling technology the logic gates are at least 3 times faster than CMOS based logic gates. The atmosphere temperature should be close to 0K in real operation.

REFERENCES

BIOGRAPHY
Dr. Anup Kumar Biswas is an Assistant Professor in Commuter Science and Engineering in Kalyani Govt. Engineering College. He is awarded his PhD[Engg.] from Jadavpur University. He has engaged in teaching and research activities since the last 16 years. His Specialization field is Single Electron Device. Biswas has published several papers in various national, international conferences and journals.