Design of 876 MSPS, 2.5v, 250nm, 4-Bit Flash ADC using Quantum Voltage Comparator and Pseudo Logic Encoder

Sarang. S. Karale¹
K.J. College of Engineering &
Management Research,
Pune, India

Abstract: - Nowadays, there is the highest use of converters in the industries. The degradation of power consumption by these converters has great importance. This paper represents a new method to decrease the power consumption of the flash type analog to digital converter with 250 nm CMOS technology by using frequency which is of 1MHz. Flash type ADC requires 2ⁿ-1 Comparator and its power supply voltage 2.5V. The proposed design of ADC using the Quantum Voltage Comparator eliminates the resistor ladder circuit and improves linearity of ADC. For the encoding process, the Pseudo-logic encoder has been used and it provides higher data conversion rate and maintain low power consumption. The proposed 4-bit flash ADC paper having 876 MSPS speed and optimized power consumption by using the pseudo-logic encoder and Quantum Voltage Comparator.

Keywords: - 4-Bit, Flash type ADC, Quantum Voltage Comparator, CMOS, Pseudo logic Encoder, TANNER EDA.

I. INTRODUCTION

An ADC is a very important feature that converts an analog signal to a digital signal. It provides the bridge between the analog and digital world. There are different types of ADCs pipelined ADC, Sigma-delta ADC, counter type ADC, etc which are affected by noise and power consumption. With the implementation of various technologies in the analog to digital circuits, the noise and power consumption can vary simultaneously [7]. There are three types of technologies used in data converters which are CMOS technology, bipolar technology, and gallium arsenide technology (GaAs) [4]. Among this CMOS technology having a high noise immunity and low static power consumption.

One problem with TIQ is that is noise susceptibility [5]. TIQ has a single-ended input, the comparator is very sensitive to power supply noise and power supply voltage. To overcome this problem, we use a new comparator called Quantum Voltage (QV). It does not use the resistor ladder circuit. The QV comparator is derived from differential comparator [5]. There are different types of encoder like Wallace tree encoder, PLA/ROM and XOR encoders. We use a pseudo-logic encoder which directly converts the thermometer code to binary code. It also provides high conversion data rates while maintaining low power consumption [8].

Dhanashri. M. Hogale²
K.J. College of Engineering &
Management Research,
Pune, India

Thus, we propose a paper with 2.5v, 4-bit flash ADC using the pseudo logic encoder and QV comparator having a speed of 876 MSPS. 4-bit flash ADC has been designed and implemented on the 250nm CMOS process with the help of TANNER EDA tool.

II. PROBLEM STATEMENT

In various types of ADC, it is necessary to optimize the parameters like speed, power consumption, noise sensitivity, and size. The TIQ comparator and FAT Tree Encoder based flash type ADC provides improvement in static power consumption, size, and speed. But Further improvement is necessary for low power devices and SoC applications.

III. FLASH TYPE ADC WITH QUANTUM VOLTAGE COMPARATOR AND PSEUDO LOGIC ENCODER




Fig.1: Basic block diagram of ADC

The flash type ADC with Quantum voltage comparator is described in above Fig.1, it encompassed Quantum voltage comparator, gain booster, and Pseudo logic encoder. The quantum voltage comparator induces thermometer code, this code is in the form of 0s and 1s which are then hand over to pseudo logic encoder. There are numerous encoders available, in this paper pseudo logic encoder replaces other encoders as it provides direct conversion of thermometer code to binary code with low power consumption.

IV. QUANTUM VOLTAGE COMPARATOR

The TIQ comparator eliminates the resistor ladder network in conventional ADC as it generates reference voltage internally, it gives the improvement in static power consumption of a circuit. But the main problem regarding TIQ comparator is noise susceptibility [5]. As it has a single-ended structure, it is more sensitive to power supply noise as well as temperature variation makes the DNL and the INL increased in the TIQ comparator.

To overcome this disadvantage of TIQ comparator, Quantum voltage comparator is introduced. The Quantum voltage comparator uses the same technique as that of TIQ to generate the internal reference voltage.




Fig.2: Quantum Voltage Comparator

The Quantum voltage comparator is derived from Differential comparator. In TIQ comparator, the different switching voltages are obtained by changing the size of transistors. This concept of generating reference voltage is used in Quantum voltage comparator. The following fig.2 shows Quantum voltage comparator. Design of various comparator carried out by changing the width of NMOS pair Q3, Q4 while keeping Q1, Q2 self-same. The mismatch in size of transistor provides different switching voltages for different comparators. For 4-Bit ADC 2ⁿ-1 (i.e. 15) different size comparators are designed with different switching voltages. The input analog signal is applied to the 'Vin' terminal of the comparator while keeping 'Va' and 'Vb' constant [6]. Inverter followed by quantum voltage comparator is used to get sharper voltage transfer characteristics curve.

V. GAIN BOOSTER




Fig.3: Schematic of Gain Booster

The gain booster circuit uses two inverters which are connected in series as shown in fig.3. The gain booster circuit increases voltage gain of comparator output which provides full digital output voltage swing [7]. The size of both inverters is small and both inverters are self-same. It also provides the sharper switching voltages. For 4-Bit ADC, there is a necessity of 2^n -1 i.e.15 different comparators, hence 15 gain boosters are also required.

VI. PSEUDO LOGIC ENCODER

The Pseudo logic encoder is executed the same as that of PLA design logic. This Encoder design uses AND-OR logic to convert the Thermometer code to Binary code. The encoder logic design for various bits is shown in figures 4, 5 and 6. The basic dissimilarity between PLA design and pseudo logic design is, PLA design gives output bit by making use of all bits of thermometer code but this pseudo-logic encoder makes use of only selective code bits.




Fig.4: Implementation Schematic of LSB bit

do the AND operation of selective bits these are connected in series.



THERMOMETER CODES [I ₁₄ TO I ₀]	ENCODER OUTPUT	
000000000000000	0000	
00000000000001	0001	
00000000000011	0010	
00000000000111	0011	
00000000001111	0100	
00000000011111	0101	
00000000111111	0110	
00000001111111	0111	
000000011111111	1000	
000000111111111	1001	
000001111111111	1010	
00001111111111	1011	
00011111111111	1100	
00111111111111	1101	
01111111111111	1110	
111111111111111	1111	

VII. RESULT AND DISCUSSION

The design and simulation are done by using TANNER EDA tools. The designing of 4-bit ADC in the S-Edit window of TANNER EDA tool is shown in fig.6. The process used for designing ADC is 250nm, which is compatible with the manufacturing of various ICs or microchips. The encoder circuit has a composition of PMOS transistor which driven by clock along with a block of NMOS logic which defines the logic operations.

The Quantum Voltage comparator compares the input voltage with an internally induced reference voltage. The pseudo-logic encoder is realized with AND-OR logic. At the output of Pseudo logic encoder, digital data bits are observed as display in fig.8.




Fig.5: Implementation Schematic of BIT 0




Fig.6: Implementation Schematic of BIT 1

The presented encoder is implemented using the following expressions:

MSB = I7.

For an N-bit flash ADC, the most significant bit of binary output is logic high if thermometer code traverse half of the length of thermometer code. Therefore, MSB bit is the same as that of 'I7'. The presented Encoder is executed using NMOS transistors and PMOS are used to the selective discharge of the output node.

Table 1 indicates the truth table of a pseudo logic encoder. The expressions of LSB, BIT0, BIT1, and MSB is obtained by using the following truth table [TABLE 1]. The circuit consists of clock driven PMOS. Inputs that are selective bits of thermometer codes are to be ORed using NMOS design logic which is connected in parallel and to

ISSN: 2278-0181




Fig.6: Schematic of 4-Bit ADC using QVC and Pseudo Logic encoder

The simulation results are noticed when the supply voltage VDD is equal to 2.5v. The frequency of input sinusoidal wave signal is 1MHz with input voltage having the amplitude of 750mv (Vin = 1.5VP-P). The fig.7 shows output voltage transfer curves which are observed on Wedit window of the simulation tool.




Fig.7: output VTC of corresponding analog signal

The conversion of an analog input sinusoidal wave signal to digital binary bits in the form of a graph is achieved on W-edit. The following Fig.8 represents a prosperous conversion of the analog signal. The TANNER EDA tool is used as a simulation tool because it provides full design flow from schematic design to layout verifications.




Fig.8: Transient output of 4-Bit ADC

VIII. CONCLUSION

The corresponding technique of reducing power consumption and improvement in the speed is carried out on 250nm CMOS technology and simulated on TANNER EDA tool. The demonstrated pseudo logic encoder with Quantum Voltage Comparator increases the speed and downgrades the power consumption. The Quantum Voltage comparator gives an efficient way to generate reference voltage internally as well as it effectively compares the input analog signal with a reference voltage. The result summary is shown in TABLE 2 which indicates the transistor count of presented design is reduced to 221 and the speed of 876 MSPS is successfully achieved by means of Quantum voltage comparator and Pseudo-logic encoder.

TABLE 2: RESULT SUMMARY

Architecture	[3]	[4]	[4]	Proposed
Resolution (no. of output bits)	4-Bit	4-Bit	4-Bit	4-Bit
CMOS technology	250nm	250nm	250nm	250nm
Transistor count	-	436	436	221
Power supply (V _{DD})	2.5v	2.5	3.3	2.5v
Average power consumed	1.9mW	4.0890 mW	9.98 mW	6.65mW
Speed	3.0 MSPS	555 MSPS	690 MSPS	876 MSPS
Input Frequency	1MHz	1MHz	1MHz	1MHz

ACKNOWLEDGMENT

The authors are thankful to Dr. S.S. Khot, Principal of KJ College of Engineering and Management Research for his valuable guidance, support and continuous encouragement during completion of this paper. I am thankful to Prof. Rahimraja Shaikh, BE-Project Coordinator of our college for his valuable support, guidance and constant encouragement.

Lastly, we thanks to "KJ College of Engineering and Management Research, Pune" and well-wishers who have contributed directly or indirectly for successful completion of this paper. This is an explore to prove our technical skill for the advancement of social lifestyle.

REFERENCES

- [1] Prof. S.S. Khot, Dr. P. W. Wani, Dr. M S Sutaone, Shubhang Tripathi "Design of a 45nm TIQ Comparator for High Speed and Low Power 4-Bit Flash ADC". ACEEE Int. J. on Electrical and Power Engineering, 02, No. 01, Feb 2011.
- [2] K. A. Shehata, and H. F. Ragai, H. Husien, "design and implementation of a high-speed low power 4-bit flash ADC", 1-4244-1278-1/07/\$25.00 ©2007 IEEE.
- [3] Rajesh Kumar Nagar, UBS Chandrawat, "Design of a 3.0 MSPS, 2.5V, 0.25 µm, 4-Bit Flash ADC Based on TIQ Comparator", International Journal of Engineering Trends and Technology (IJETT) Volume 12 Number 3 Jun 2014.
- [4] S. S. Khot, P. W. Wani, M. S. Sutaone and S. K. Bhise, "a 555/690 MSPS 4-bit CMOS flash ADC using TIQ comparator", international journal of electrical engineering & Technology (ijeet), Volume 3, Issue 2, July – September (2012), pp. 373-382.
- [5] Jincheol Yoo, Kyusun Choi, And Jahan Ghaznavi, "Quantum Voltage Comparator for 0.07 µm CMOS Flash A/D Converters", Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI'03),2003.
- [6] Meghana Kulkarni, V. Sridhar, G.H. Kulkarni, "The quantized differential comparator in flash analog to digital converter design", International Journal of Computer Networks & Communications (IJCNC), Vol.2, No.4, July 2010.
- [7] Jincheol Yoo, "A TIQ based CMOS flash A/D converter for system-on-chip applications", A Thesis in Computer Science and Engineering, 2003.
- [8] Rais Ahmad, Rashmi Rathi, Shubham Negi and Varij Panwar "LOW Power 7 Bit Encoder using Pseudo-Dynamic CMOS Logics", International Journal of Research, ISSN NO: 2236-6124

- [9] J. Joshua Daniel Raj, Dr. Sam Harison, Dr. Karthikeyan, "Design of quantum voltage comparator-based CMOS successive approximation analog to digital converter", International Journal of Research in Mechanical, Mechatronics and Automobile Engineering (IJRMMAE), Vol. 2 Iss.3, pp. 28-39, 28th Jan, 2017.
- [10] Rajeswari, Ramesh, A.R. Ashwatha, "An approach to design Flash Analog to Digital Converter for High Speed and Low power Applications", International Journal of VLSI design & Communication Systems (VLSICS) Vol.3, No.2, April 2012.
- [11] BPTM. 0.07 μm SPICE model cards. http://www-device.eecs.berkeley.edu/~ptm/70nm nominal.txt, 2001.
- [12] D. Lee, J. Yoo, and K. Choi, "Design Method and Automation of Comparator Generation for Flash A/D Converter," In ISQED, pp. 138–142, 2002.
- [13] C. Mead, "Analog VLSI and Neural Systems," Addison-Wesley, Reading, Mass, 1989.
- [14] J. Yoo, D. Lee, K. Choi, and A. Tangel, "Future-Ready Ultrafast 8Bit CMOS ADC for System-on-Chip Applications," In ASIC/SOC Conference, pp. 455–459, 2001.
- [15] S. M. Kuo and B. H. Lee, Real-Time Digital Signal Processing. New York: John Wiley & Sons Ltd, 2001.
- [16] M. J. Roberts, Signals and Systems. New York: McGraw-Hill, 2004.
- [17] D.Lee, J. Yoo, K. Choi And J. Ghaznavi, "Fat-tree encoder design for ultrahigh speed flash analog to digital converters" I proc. IEEE Mid-west Symp. Circuits Syst, pp 233-236, Aug 2002
- [18] S. Sheikhaei, S. Mirabbasi, A. Ivanov, "An Encoder for a 5GS/s 4bit flash A/D converter in 0.18um CMOS", Canadian Conference on Elec-trical and Computer Engineering, pp 698-701, May 2005.
- [19] R. Baker, H.W.Li, and D.E. Boyce, CMOS Circuit Design, Layout and Simulation. Prentice Hall 2000.
- [20] Sunghyun Park, Yorgos Palaskas, Ashoke Ravi, Ralph.E. Bishop, And Michael P. Flynn, "A 3.5 GS/s 5-b Flash ADC in 90nm CMOS", IEEE Custom Integrated Circuits Conference 2006.
- [21] Niket Agrawal, Roy Paily, "An Improved ROM Architecture for Bubble error Suppression in High Speed Flash ADCs", Annual IEEE Conference, pp 1-5,2005.
- [22] Mustafijur Rahman, K.L. Baishnab, F.A. Talukdar, "A Novel ROM Architecture for Reducing Bubble and Meta-stability Errors in High Speed Flash ADCs", 20th International Conference on Electronics, Communications and Computer, pp 15-19, 2010.