Design and Simulation of Pipelined Double Precision Floating Point Adder/Subtractor and Multiplier Using Verilog

Onkar Singh (1) Kanika Sharma (2)

Dept. ECE, Arni University, HP (1) Dept. ECE, NITTTR Chandigarh (2)

Abstract

A floating-point unit (FPU) is a part of a computer system specially designed to carry out operations on floating point numbers. This paper presents FPGA implementation of a single unit named Adder/Subtractor which is able to perform both double precision floating point addition and subtraction and a double precision floating point multiplier. Both the design is based on pipelining so the overall throughput is increased. Both units are implemented using Verilog and the code is dumped into vertex-5 FPGA.

1. Introduction

An arithmetic unit (AU) is the part of a computer processing unit that carries out arithmetic operations on the operands in computer instruction words. Generally arithmetic unit (AU) performs arithmetic operations like addition, subtraction, multiplication and division. Some processors contain more than one AU for example, one for fixed-point operations and another for floating-point operations. To represent very large or small values, large range is required as the integer representation is no longer appropriate. These values can be represented using the IEEE-754 standard based floating point representation. Typical operations are addition, subtraction, multiplication and division. In most modern general purpose computer architectures, one or more FPUs are integrated with the CPU; however many embedded processors, especially older designs, do not have hardware support for floating-point operations. Almost every language has a floating-point data type; computers from PC’s to supercomputers have floating-point accelerators; most compilers will be called upon to compile floating-point algorithms from time to time; and virtually every operating system must respond to floating-point exceptions such as overflow.

In the proposed design both adder/subtractor and multiplier units are designed by using pipelining so the throughput of operation can be increased. Basically in designing floating point units there are three stages to do for completing the tasks and these stages are:

Pre-normalize: The operands are transformed into formats that makes them easy and efficient to handle internally.

Arithmetic core: The basic arithmetic operation are done here for example addition, subtraction or multiplication

Post-normalize: The result will be normalized if possible and then transformed into the format specified by the IEEE standard.

The pipelining concept is used in between these three stages. When certain inputs are come into pre-normalize stage after pre-normalizing these inputs are transferred into arithmetic core and this time the first unit named pre-normalize unit is free to serve for next inputs so the throughput of overall design can be improved.

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Pipeline Stages</th>
</tr>
</thead>
<tbody>
<tr>
<td>1st pair of inputs</td>
<td>Pre-normalize</td>
</tr>
<tr>
<td>2nd pair of inputs</td>
<td>Pre-normalize</td>
</tr>
<tr>
<td>3rd pair of inputs</td>
<td>Pre-normalize</td>
</tr>
</tbody>
</table>

Figure 1.1: Pipelining operation

The IEEE 754 is a floating point standard established by IEEE in 1985. It contains two representations for...
floating-point numbers, the IEEE single precision format and the IEEE double precision format.

1.1 IEEE Single Precision Format: The IEEE single precision format uses 32 bits for representing a floating point number, divided into three subfields, as illustrated in figure 1.2

<table>
<thead>
<tr>
<th>S</th>
<th>Exponent</th>
<th>Fraction</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 bit</td>
<td>8 bits</td>
<td>23 bits</td>
</tr>
</tbody>
</table>

Figure 1.2: IEEE single precision floating point format

1.2 IEEE Double Precision Format: The IEEE double precision format uses 64 bits for representing a floating point number, as illustrated in figure 1.3

<table>
<thead>
<tr>
<th>S</th>
<th>Exponent</th>
<th>Fraction</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 bit</td>
<td>11 bits</td>
<td>52 bits</td>
</tr>
</tbody>
</table>

Figure 1.3: IEEE double precision floating point format

2. Floating Point Adder/Subtractor

The block diagram of the proposed adder/subtractor unit is shown in figure 2.1 the unit supports double precision floating point addition and subtraction. In this design pipelining concept is used so the throughput of the design is increased.

Two floating point numbers are added as shown.

\[(F_1 \times 2^{E_1}) + (F_2 \times 2^{E_2}) = F \times 2^E\]

Two floating point numbers are subtracted as shown.

\[(F_1 \times 2^{E_1}) - (F_2 \times 2^{E_2}) = F \times 2^E\]

In order to add/Subtract two fractions, the associated exponents must be equal. Thus, if the exponents \(E_1\) and \(E_2\) are different, we must unnormalize one of the fractions and adjust the exponents accordingly. The smaller number is the one that should adjusted so that if significant digits are lost, the effect is not significant.

2.1 The unit has following inputs:
1. Two 64-bit operands (opa, opb)
2. Four rounding mode
   00=Round to nearest even: This is the standard default rounding. The value is rounded up or down to the nearest infinitely precise result. If the value is exactly halfway between two infinitely precise results, then it should be rounded up to the nearest infinitely precise even.
   01=Round-to-Zero: Basically in this mode the number will not be rounded. The excess bits will simply get truncated, e.g. 3.47 will be truncated to 3.5
   10=Round-Up: In this mode the number will be rounded up towards \(+\infty\), e.g. 5.2 will be rounded to 6, while -4.2 to -4
   11=Round-Down: The opposite of round-up, the number will be rounded up towards \(-\infty\), e.g. 5.2 will be rounded to 5, while -4.2 to -5
3. Clock (Global)
4. Enable (set high to start operation)
5. Fpu_op (0=add, 1=sbtract)
6. Restart (global)
2.2 The unit has following outputs:
1. 64-bit output (63:0)
2. Ready (goes high when output is available)

2.3 Steps required to carry out floating point addition/Subtraction are as follows
1. Compare exponents. If the exponents are not equal, shift the fraction with the smaller exponent right and add 1 to its exponent; repeat until the exponents are equal.
2. Add/Subtract the fractions.
3. If the result is 0, set the exponents to the appropriate representation for 0 and exit.
4. If fraction overflow occurs, shift right and add 1 to the exponent to correct the overflow.
5. If the fraction is unnormalized, shift left and subtracts 1 from the exponent until the fraction is normalized.
6. Check for exponent overflow. Set overflow indicator, if necessary
7. Round to the appropriate number of bits.

3. Floating Point Multiplier
In this section, the design of multiplier for floating point numbers is proposed. 
Given two floating point numbers, the product is
\[(F_1 \times 2^{E_1}) \times (F_2 \times 2^{E_2}) = (F_1 \times F_2) \times 2^{(E_1+E_2)} = F \times 2^E\]

3.1 The unit has following inputs:
1. Two 64-bit operands (opa, opb)
2. Four rounding mode (00=Round to nearest even, 01=Round to zero, 10=Round up, 11=Round down)
3. Clock (Global)
4. Enable (set high to start operation)
5. Restart (global)

3.2 The unit has following outputs:
1. 64-bit output (63:0)
2. Ready (goes high when output is available)

3.3 Double Precision Floating Point Multiplication Operation:
There are two operand named operand A and operand B to be multiplied. The mantissa of operand A and the leading ‘1’ (for normalized numbers) are stored in the 53-bit register (mul_a). The mantissa of operand B and the leading ‘1’ (for normalized numbers) are stored in the 53-bit register (mul_b). Multiplying all 53 bits of mul_a by 53 bits of mul_b would result in a 106-bit product. Depending on the synthesis tool used, this might be synthesized in different ways that would not take efficient advantage of the multiplier resources in the target device. 53 bit by 53 bit multipliers are not available in the most popular Xilinx and Altera FPGAs, so the multiply would be broken down into smaller multiplies and the results would be added together to give the final 106-bit product. Instead of relying on the synthesis tool to break down the multiply, which might result in a slow and inefficient layout of FPGA resources, the module (fpu_mul) breaks up the multiply into smaller 24-bit by 17-bit multiplies. The Xilinx Virtex5 device contains DSP48E slices with 25 by 18 two's complement multipliers, which can perform a 24-bit by 17-bit unsigned multiply. The breakdown of the 53-bit by 53-bit floating point multiply into smaller components

![Double precision floating point multiplier](image-url)
The mantissa output from the (fpu_mul) module is in 56-bit register (product_7). The MSB is a leading ‘0’ to allow for a potential overflow in the rounding module. The first bit ‘0’ is followed by the leading ‘1’ for normalized numbers, or ‘0’ for denormalized numbers. Then the 52 bits of the mantissa The products (a-j) are added together, with the appropriate offsets based on which part of the mul_a and mul_b arrays they are multiplying. The summation of the products is accomplished by adding one product result to the previous product result instead of adding all 10 products (a-j) together in one summation. The final 106-bit product is stored in register (product). The output will be left-shifted if there is not a ‘1’ in the MSB of product. The exponent fields of operands A and B are added together and then the value (1022) is subtracted from the sum of A and B. If the resultant exponent is less than 0, than the (product) register needs to be right shifted by the amount. The final exponent of the output operand will be 0 in this case, and the result will be a denormalized number.

4. Synthesis Report

These are the final results which are obtained in the synthesis report when we are going to synthesis Verilog code of floating point adder/subtractor and multiplier on Virtex 5. Table 1 shows the device utilization summary for adder/subtractor and Table 2 shows device utilization summary for multiplier. The parameters such as number of slice registers, number of slice flip flop, GCLKs etc are outline in the synthesis report are as follows.

<table>
<thead>
<tr>
<th>Slice Logic Utilization</th>
<th>Used</th>
<th>Available</th>
<th>Utilization</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Slice Registers</td>
<td>2,462</td>
<td>19,200</td>
<td>12%</td>
</tr>
<tr>
<td>Number used as Flip Flops</td>
<td>2,462</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of Slice LUTs</td>
<td>2,557</td>
<td>19,200</td>
<td>13%</td>
</tr>
<tr>
<td>Number used as logic</td>
<td>2,358</td>
<td>19,200</td>
<td>12%</td>
</tr>
<tr>
<td>Number used as Memory</td>
<td>198</td>
<td>5,120</td>
<td>3%</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Slice Logic Utilization</th>
<th>Used</th>
<th>Available</th>
<th>Utilization</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Slice Registers</td>
<td>1,655</td>
<td>19,200</td>
<td>8%</td>
</tr>
<tr>
<td>Number used as Flip Flops</td>
<td>1,654</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of Slice LUTs</td>
<td>1,100</td>
<td>19,200</td>
<td>5%</td>
</tr>
<tr>
<td>Number used as logic</td>
<td>954</td>
<td>19,200</td>
<td>4%</td>
</tr>
<tr>
<td>Number used as Memory</td>
<td>145</td>
<td>5,120</td>
<td>2%</td>
</tr>
<tr>
<td>Number used as Shift Register</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number used as exclusive route-thru</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of route-thrus</td>
<td>126</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of occupied Slices</td>
<td>519</td>
<td>4,800</td>
<td>10%</td>
</tr>
<tr>
<td>Number of LUT Flip Flop pairs used</td>
<td>1,780</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of fully used LUT-FF pairs</td>
<td>975</td>
<td>1,780</td>
<td>54%</td>
</tr>
<tr>
<td>Number of bonded IOBs</td>
<td>198</td>
<td>220</td>
<td>90%</td>
</tr>
<tr>
<td>Number of BUFG/BUFGCTRLs</td>
<td>1</td>
<td>32</td>
<td>3%</td>
</tr>
<tr>
<td>Number used as BUFGs</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of DSP48Es</td>
<td>9</td>
<td>32</td>
<td>28%</td>
</tr>
<tr>
<td>Average Fanout of Non-Clock Nets</td>
<td>2.92</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 1 Device utilization summary for adder/subtractor

Table 2 Device utilization summary for Multiplier
5. Simulation Result

The simulation results of double precision floating point adder/subtractor (Addition, Subtraction) are shown in figures 5.1 and 5.2 respectively and the simulation result for double precision floating point multiplication is shown in figure 5.3.

In the waveform ready is 1 that means the output is available at the output. Clock is 1 that means clock is applied to the code. Reset is 0 that define the out is not zero if the value of reset is 1 that means out is zero. The value of enable is 1 that means particular operation is started. fpu_op is 0 for addition and 1 for subtraction. Op1 and Op2 defines the operand one and operand two respectively and out define the final result. The r_mode signal defines the various rounding modes.

![Figure 5.1: Simulation waveform of double precision floating point addition](image1.png)

![Figure 5.2: Simulation waveform of double precision floating point subtraction](image2.png)
6. Conclusion and Future Work

This paper presents the implementation of double precision floating point adder/subtractor and multiplier. The whole design was captured in Verilog Hardware description language (HDL), tested in simulation using Model Tech’s modelsim, placed and routed on a Vertex 5 FPGA from Xilinx. The proposed VLSI design of the Double Precision adder/subtractor increases the precision over the Single Precision arithmetic unit and also throughput. For future work the whole design can be implemented on vertex-6 FPGA and also other mathematical units such as divider can be designed.

7. References


[7] Shrivastava Purnima, Tiwari Mukesh, Singh Jaikaran and Rathore Sanjay “VHDL Environment for Floating point..."
Arithmetic Logic Unit - ALU Design and Simulation”
Research Journal of Engineering Sciences, Vol. 1(2), pp.1-6,
August -2012

[8] Jongwook Sohn, Earl E. Swartzlander “Improved
Architectures for a Fused Floating Point Add-Subtract Unit”
IEEE Transactions on Circuits and Systems—I: regular
papers, Vol. 59, No. 10, pp. 2285-2291, October 2012

[9] Per Karlstrom, Andreas Ehliar, Dake Liu “High
Performance, Low Latency FPGA based Floating Point
Adder and Multiplier Units in a Virtex 4”, 24th Norchip

[10] Liangwei Ge, Song Chen, yuichi Nakamura “A
Synthesis Method of General Floating Point Arithmetic Units
by Aligned Partition”, 23rd International Conference on
Circuit/Systems, Computers and Communications, pp. 1177-
1180, 2008