Arithmetic Approximate Circuits

Gondh Navabhарат Reddy
Assistant Professor in ECE
Vignan Institute of Technology and Science

Abstract—Low power consumption is the necessity for the integrated circuit design in CMOS technology of nanometer scale. Recent research proves that to achieve low power dissipation, implementation of approximate designs is the best design when compared to accurate designs. In most of the multimedia applications, DSP blocks has been used as the core blocks. Most of the video and image processing algorithms implemented by these DSP blocks, where result will be in the form of image or video for human observing. As human sense of observation is less, the output of the DSP blocks allows being numerically approximate instead of being accurate. The concession on numerical exactness allows proposing approximate analysis. In this project approximate adders, approximate compressors and multipliers are proposed. Two approximate adders namely PA1 and PA2 are proposed which are of type TGA which provides better results like PA1 comprises of 14 transistors and 2 error distance, achieves reduction in delay by 64.9% and reduction in power by 74.33% whereas the TGA1 had 16 transistors and more power dissipation. PA2 comprises of 20 transistors and 2 error distance, similarly PA2 achieves delay reduction by 51.43%, power gets reduced by 67.2%. PDF is reduced by 61.97% whereas TGA2 had 22 transistors. Approximately 4-2 compressor was proposed in this project to reduce number of partial product stages. The compressor design in circuit level took 30 transistors with 4 errors out of 16 combinations whereas existing compressor design took 38 and design 2 took 36 transistors. By using the proposed adder and compressors, approximate 4x4 multiplier is proposed. The proposed multiplier achieves delay 124.56 (ns) and power 29.332 (uW) which is reduced by 68.01% in terms of delay and 95.97% in terms of power when compared to accurate multiplier.

Keywords: PA1, PDP, TGA, TGA1

I. INTRODUCTION

Digital Signal Processing (DSP) blocks are most commonly used in multimedia applications whose output is in the form of image for human recognition [1]-[2]. The output image need not to be numerically accurate for human sense. This allows us to perform approximate computation to reduce power consumption over conventional designs. As Adders and multipliers are main components in an ALU, these arithmetic circuits will be responsible for overall performance of processor. So in order to achieve better performance and reduced power consumption design of approximate arithmetic circuits is needed. Various high-speed conventional adders such as carry look ahead adders (CLAs) and multipliers like Wallace tree multipliers, Dadda and Vedic multipliers have been widely utilized. However, conventional arithmetic circuits that perform exact operations may lead to difficulties in performance improvement and requires more power consumption. Approximate arithmetic circuits that allows relaxation in accuracy and reduce the critical path delay of a circuit. Since most approximate designs have reduced complexity by simplifying logic in various abstraction levels like behavioral level, gate level and transistor level. This tends to have a reduced power consumption and area overhead. Thus, approximate designs are suitable approach to improve the area, power and speed of a processor.

This paper proposes two transmission gate based adders (PA1 and PA2) in comparison with [4]. Transmission gate is the best alternate technology for transistors with high voltage swing. Also this paper proposes approximate 4-2 compressor with reduced no. of transistors in comparison with [14]. The proposed compressor is used in design of approximate multiplier design. Delay, area, Error Distance (ED), power and power-delay product were calculated and compared with accurate adders, compressors and multipliers.

This paper is organized as follows. Section II describes brief literature survey. Section III proposes circuit level implementation of PA1 and PA2, approximate 4-2 compressor and approximate multiplier designs. Section IV represents results and Discussions. Section V concludes the paper.

II. LITERATURE SURVEY

Few works that had been carried out on reducing logic complexity by approximating adder designs in transistor level. In [1]-[2] bit by bit addition took place by modifying the mirror adder circuit. Five different approximation of mirror adder have been proposed with removal of certain transistors from conventional mirror adder, ensuring less errors in full adder circuit. Image and video compression algorithms are presented using proposed approximate circuit designs and output quality was measured. In [3] pass transistors are used in XOR/XNOR based approximate adders. New approximate adders (AXAs) were designed using multiplexer based XOR/XNOR gate in pass transistors topology. AXA1 has more static power dissipation with better performance in carry propagation delay. AXA2 has small dynamic power dissipation. AXA3 achieves reduction in energy consumption. However, these designs suffers from signal degradation. In [4] Transmission Gate based adders were proposed to overcome signal degradation. Two new TGA based approximate adders were designed. The adder consists of three modules in which first and second modules consists of XOR gate for producing sum and third module consists of multiplexer for producing carry. TGA 1 uses 16 transistors with 2 errors in carry and 2 errors in sum. Similarly TGA2 uses 22 transistors with same error count. Delay, power...
and power-delay product were calculated for proposed designs. Even though increase in transistor count, the TGA based adders achieves better voltage swing and has less delay and power consumption when compared to AXAs. Various error metrics like ED, MED and ER were calculated for the TGA based approximate adders. The design in [4] achieve better delay and power consumption when compared to other existing designs. In [5] low power area efficient 10-transistor one bit full adder cell (10TD) is designed and its performance is compared with Transmission Gate based full adder [4]. One bit 10TD cell achieved 30% more speed than TGA based adder. Similarly the 10TD cell achieves 50% more power savings than TGA. For 32 bit RCA using 10TD, speed is 44% more than 32 bit RCA using TGA. The proposed 32 bit RCA in [5] operates at frequency of 330 MHz and also uses less number of transistors when compared to TGA based FA cell. In [6] powerless XOR and groundless XNOR gates were proposed. Instead of providing VDD and VSS, the terminals are connected to inputs. Full adders design consists of three modules, in which module 1 and 2 can be XOR/XNOR gates and module 3 is multiplexer which provides carry output. Total 41 new 10 transistor full adder cells were proposed using novel XOR/XNOR gates. Among all adders in [6], 9B adder achieves consistently low power. Adders 9A and 13A achieve better critical path delay. The design in [6] achieves 10% less power and better delay compared to 10TD FA cell. In [7] a novel 10 transistor full adder design has been proposed with high speed and with low power-delay product. This paper uses complementary and level restoring carry logic to avoid multiple threshold losses in carry chain by proper level restoring. The XNOR circuit used in this paper is realized by 2-1 multiplexer which can be used as level restorer logic. The output of level restorer is then connected to MUX 2 and MUX 3 to generate sum and carry. This logic achieves less threshold voltage loss compared to existing designs. The design in [7] uses lower power supply to minimize the power consumption. The goal of the proposed design is to achieve reduced complexity and to achieve faster cascade operation. In [8],[12] various terminologies were explained in detail which is used in approximate computations like overall error (OE), Mean Error Distance (MED), Accuracy (ACC) and Error Rate (ER) etc. In [8] the arithmetic addition is done by dividing input bits into two parts. Conventional part consists of MSBs and approximate part consists of LSBs. The design in [8] is especially used for multiple bit addition to ensure that the design has minimal errors and to retain better output quality. In [9] 2x2 approximate multiplier was proposed and this design achieves average power savings when compared to accurate 2x2 multiplier. The approximate multiplier got only one error out of seven possible inputs. The modified K-Map is presented with change in one output bit of an accurate 2x2 multiplier. From the approximate multiplier complexity of the design is reduced and also critical path is reduced when compared to accurate multiplier. In [10] discuss about novel multiplier design which involves multiplication of group of coefficients in DSP blocks. 4x4 modified array multiplier with reduced switching activity is proposed. The proposed multiplier in [10] uses new adder blocks by adding multiplexers to the existing blocks. The design achieves 50% less power consumption when compared to conventional multiplier. In [11] 4x4 conventional array and vedic multipliers were proposed and performs spice simulations. Simulation results shows that vedic multiplier achieves 29% reduction in power when compared to array multiplier. Hardware complexity of array multiplier is more when compared to vedic multiplier. In [14] two novel approximate 4-2 compressors were implemented. The accurate 4-2 compressor requires 52 transistors which is implemented in [15] and existing approximate compressors requires 38 and 36 for compressor 1 and compressor 2 respectively. The proposed compressors in [14] were implemented in circuit level using transmission gate based technology in hspice tool. The approximate compressors uses very less number of transistors, achieves less critical path delay and also power consumption is very less when compared to exact 4-2 compressors. The compressors were used as main block in implementing approximate dadda multiplier. Two dadda multiplier designs were implemented in [14]. In one of the multiplier design compressor 1 is used in LSBS and in other design compressor 2 is used in LSBs. Normalized Error Distance (NED) is calculated for the dadda multipliers and compared with other multipliers. The application of these multipliers in image processing is presented by multiplying two images.

In [13] error tolerant multiplier was proposed, in this method input bits are divided into multiplier and non-multiplier parts, the multiplier part consists of MSBs and the non-multiplier part consists of LSBs. The size of the error tolerant multiplier is 12 bits. Accuracy, area and power of conventional 12 bit multiplier and 12 bit error tolerant multiplier were compared and tabulated. Various new terminologies like Minimum Acceptable Accuracy (MAA) and Acceptance Probability (AP) were used in [13]. For MSBS normal multiplication method is applied, whereas for LSBS a new method is applied in which no partial products were generated and carry propagation path is removed. From simulation results the 12 bit error tolerant multiplier drastically reduces power from 52% to 94% depending on input transitions and also reduces the area overhead. In [15] designed low power 4-2 and 5-2 compressors. The accurate 4-2 compressor and accurate 5-2 compressors both can operate at low supply voltage of 0.6V. The 4-2 compressors consist of three XOR-XNOR blocks, two MUX blocks and one XOR block. The transistor count of 4-2 compressor is 52. Similarly the 5-2 compressors consist of five XOR-XNOR blocks, three MUX blocks and one XOR block. The compressors were implemented in transmission gate based technology and compared with the existing compressors which were implemented in CMOS style, simulation results shows that the compressors 4-2 and 5-2 in [15] achieves low power dissipation and less hardware complexity. In [16],[17] analysis and design of three new approximate 4-2 compressors were proposed by changing logic in accurate compressor for use of those compressors in multiplier. The design had reduction
in power dissipation and transistor count compared to exact design. The compressor achieves better accuracy when compared to accurate compressor. An 8 bit approximate dadda multiplier is implemented in [16] in which both approximation and truncation methods were used for reducing the partial product stages. The multiplier design in such a way that 4 bits in LSB is truncated and the next four bits uses approximate compressors. For the MSBs accurate compressors were used. Hence in total the approximate multiplier uses 9 accurate, 8 approximate compressors, 3 full adders and 2 half adders. The use of approximate and truncation compressors reduces power dissipation and area overhead when compared to accurate multiplier.

III. PROPOSED METHOD

This section deals with working of PA1, PA2, proposed approximate 4-2 compressor and proposed 4*4 approximate multiplier.

A. Proposed Adder Design 1 (PA1)

As transmission gate passes strong 0 and strong 1 it is used as alternate style to pass transistor. PA1 consists of TGA based multiplexer for designing of XOR/XNOR modules and also multiplier.

In [3] the sum and carry expressions of TGA2 is given as:

\[
\text{sum} = (X \oplus Y)C_{in} + X\bar{Y}
\]

\[
\text{carry} = Y
\]

In PA1 the sum and carry expression is modified as:

\[
\text{sum} = (X \oplus Y)C_{in}
\]

\[
\text{carry} = X
\]

In sum expression the second term \((X\bar{Y})\) is removed and carry expression is connected to input \(X\) for PA1. The total number of transistors used are 14 were 2 transistors less when compared to existing TGA1 in [3]. The error table of PA1 is shown below.

<table>
<thead>
<tr>
<th>(X)</th>
<th>(Y)</th>
<th>(C_{in})</th>
<th>sum</th>
<th>carry</th>
<th>Error Distance (ED)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

From I we can observe that the PA1 have 2 errors in sum and 2 errors in carry. We observe that when inputs \(X\) and \(Y\) are 1 the carry will get error output, when \(X\) and \(Y\) are 1 and 0 respectively the sum will get error. When both \(X\) and \(Y\) are 0 the sum and carry both get error output. The circuit level implementation of PA1 is shown in 1.

B. Proposed Adder Design 2 (PA2)

In [3] the sum and carry expressions of TGA2 is given as:

\[
\text{sum} = (X \oplus Y)C_{in}
\]

\[
\text{carry} = X + Y
\]

The PA2 requires 20 transistors which is less than that of TGA2 in [3]. The sum and carry expressions of PA2 is given by:

\[
\text{sum} = \text{carry}
\]

\[
\text{carry} = XY + (X + Y)C_{in}
\]

The carry expression of PA2 is same as exact full adder carry expression. Hence there are zero errors in carry. The sum is obtained by inverting carry. The error table of PA2 is shown below. From II when \(X\) and \(Y\) are 0s then we will get error at sum. When \(X\) and \(Y\) are 1 and 0 respectively then sum output has error. Carry output has zero errors.

The circuit level implementation of PA2 is shown in 2. It contains transmission gate based multiplexer for implementation of carry and one inverter for implementation of sum output.

C. Proposed Approximate 4-2 Compressor

In [15] exact 4-2 and 5-2 compressors were implemented. The exact 4-2 compressor have five inputs and three outputs. The four inputs \(X_1, X_2, X_3, X_4\) and output sum have same weight. The output carry size is one bit more. The 4-2 compressor receives an input \(C_{in}\) from the last cell which is of one bit size lower, and produces an output \(C_{out}\) to the later stage compressor cell which is of size higher. The different

\[
X_{bar}[\theta] = X \oplus Y
\]

\[
\text{sum} = (X \oplus Y)C_{in}
\]

\[
\text{carry} = X + Y
\]

\[
\text{sum} = \text{carry}
\]

\[
\text{carry} = XY + (X + Y)C_{in}
\]
forms of 4-2 compressor follows the fundamental equation given by:

\[ X_1 + X_2 + X_3 + X_4 + C_{in} = sum + 2(carry + c_{out}) \] (9)

The conventional 4-2 compressor composed of two serially connected full adders. It mainly composed of six modules. Two modules are 2-1 mux, one module is XOR and three modules are XOR-XNOR. The circuit level implementation of 2-1 mux comprises of 8 transistors, for XOR-XNOR circuit 10 transistors and for XOR circuit 6 transistors. So totally 52 transistors for implementing exact 4-2 compressor in transmission gate based technology. The sum, carry and c_{out} expressions of exact 4-2 compressor is given by:

\[ sum = X_1 \oplus X_2 \oplus X_3 \oplus X_4 \] (10)

\[ c_{out} = (X_1 \oplus X_2)X_3 + (X_1 \oplus X_3)X_1 \] (11)

\[ carry = (X_1 \oplus X_2 \oplus X_3 \oplus X_4)C_{in} + (X_1 \oplus X_2 \oplus X_3 \oplus X_4)X_4 \] (12)

In order to reduce the no. of transistors and to reduce the power consumption the approximation of compressors were implemented in [14] and [16] with relaxation in accuracy. Two approximate 4-2 compressors were designed in [14] by reducing the transistors to 38 and 36 respectively. The design 1 has 12 errors out of 35 combinations has error. The design 2 has 4 errors out of 16 combinations. But there was drastic reduce in power consumption. The presence of errors in approximate designs will not affect the image clarity and also for human perception there is no need of exactness of image. In this paper new approximate 4-2 compressor is implemented. The proposed circuit level compressor took only 30 transistors which is very much less when compared to existing with same number of errors. The expression of sum and carry for existing design 1 in [14] were given by:

\[ sum = C_{in}(X_1 \oplus X_2) + (X_3 \oplus X_4) \] (13)

\[ carry = C_{in} \] (14)

For design 2 compressor the sum and carry expressions in [14] were given by:

\[ sum = (X_1 \oplus X_2) + (X_3 \oplus X_4) \] (16)

\[ carry = X_1X_2 + X_3X_4 \] (17)

In proposed approximate 4-2 compressor the sum expression and carry expression is modified in such a way that number of transistors is reduced to 30, sum and carry Expressions for proposed 4-2 compressor is given by

\[ sum = (X_1 \oplus X_2) \oplus (X_3 \oplus X_4) \] (18)

\[ carry = (X_1 + X_2)(X_3 + X_4) \] (19)

The proposed compressor does not have C_{in} and C_{out}, which were present in existing compressors [14]-[16]. The circuit level implementation of proposed design in shown below in 3

In above diagram two blocks comprises of XOR circuit which took 10 transistors for implementing each block. The next two blocks is OR function which took 8 transistors and it is implemented by MUX based transmission gate technology. The last block will perform AND function. Hence the above proposed design is implemented with 30 transistors less than that of [14]-[16].

The error table for proposed approximate 4-2 is shown below
From IV we can observe that there are 4 errors out of 16 combinations which is same as we observed in existing approximate 4-2 compressor but the main advantage in the proposed method is the reduction of transistors is achieved. If the inputs are 0111 then its output will be equal to 11 but the output we get is 10, so difference is 1. Similarly for remaining three cases the actual output is not equal to the output obtained from the proposed design.

D. Proposed Approximate 4x4 Multiplier Design

In literature various multiplier designs in circuit level is implemented namely array multiplier, vedic multiplier and dadda multiplier. All the exact multiplier design process took place in three stages:

1) An CMOS logic style based AND gate is used for generating the partial products is the first stage
2) Use of exact/approximate 4-2/5-2 compressors to deduce number of partial product stages in multiplier design
3) Using accurate half adder, accurate full adder or any other approximate adder designs like PA1/PA2 to add the partial products and to generate the final output

In [9] 2x2 multiplier were implemented and error were introduced in the design by manipulating its logic function. The K-Map is modified in such a way that when all inputs were 1 the output product usually it will be equal to 1001 (9), but modified this result to 111 (7), it results in reduction of critical path by two gates compared to accurate 2x2 multiplier. With [9] as reference in this paper approximate 4x4 multiplier has been proposed. In this design the proposed approximate adder and approximate compressor are used as basic blocks. The multiplier shown in 4 is of size 4 bits. There are 2 inputs A, B each of size 4 bits and output product out of size 8 bits. The circuit level of proposed 4x4 array multiplier is implemented with accurate 1 bit transmission gate based half adder, PA1,PA2 and approximate 4-2 compressor. The total possible input combinations were tabulated in error table. The most of the errors were found in LSBs. Out of 256 combinations 32 combinations were found error according to error table.

The error table for proposed approximate multiplier is shown below in IV.

### TABLE IV

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>0000</td>
<td>00000000</td>
<td>00001110</td>
<td>3</td>
</tr>
<tr>
<td>0101</td>
<td>0111</td>
<td>01000111</td>
<td>00011110</td>
<td>3</td>
</tr>
<tr>
<td>1111</td>
<td>1111</td>
<td>11100001</td>
<td>11101111</td>
<td>2</td>
</tr>
<tr>
<td>1111</td>
<td>1011</td>
<td>10111110</td>
<td>10110011</td>
<td>3</td>
</tr>
<tr>
<td>1011</td>
<td>1001</td>
<td>01100011</td>
<td>01101110</td>
<td>3</td>
</tr>
<tr>
<td>1010</td>
<td>1101</td>
<td>10000010</td>
<td>10001111</td>
<td>3</td>
</tr>
<tr>
<td>1110</td>
<td>1101</td>
<td>10100100</td>
<td>10100010</td>
<td>2</td>
</tr>
<tr>
<td>0110</td>
<td>1000</td>
<td>01110010</td>
<td>01111110</td>
<td>2</td>
</tr>
<tr>
<td>0010</td>
<td>1000</td>
<td>01000000</td>
<td>01001110</td>
<td>3</td>
</tr>
<tr>
<td>0001</td>
<td>0100</td>
<td>00000010</td>
<td>00001110</td>
<td>1</td>
</tr>
</tbody>
</table>

### Some metrics which are commonly used in this paper:

**Error Distance**: Error Distance is denoted by (ED). It is defined as difference between result obtained by approximate adder and result obtained by accurate adder

\[
ED = |Ec - Er|
\]  

were Ec is the result obtained by approximate adder and Er is the result obtained by accurate adder.

**Error Rate**: Error Rate is defined as ratio of incorrect output values to all possible outputs.

\[
ER = \frac{\text{#of incorrect outputs}}{\text{total possible outputs}}
\]

**Pass Rate**: Pass Rate is defined as ratio of number of correct outputs to all possible output values.

\[
PR = \frac{\text{#of correct outputs}}{\text{total possible outputs}}
\]
**Accuracy**: Accuracy of an adder defines how much percentage is the output of an approximate adder for a particular input. The value ranges from 0% to 100%.

\[
ACC = 1 - \frac{ED}{\Sigma} \times 100\% 
\]

IV. RESULTS AND DISCUSSION

The proposed approximate adders (PA1, PA2), approximate 4-2 compressor and proposed approximate multiplier were implemented in circuit level in Cadence Virtuoso tool in gpdk 90nm technology. The results obtained is compared with existing adders, comparators and multipliers and observed that the proposed PA1 and PA2 requires less transistors with minimal errors in sum and carry expressions. As transistor number reduces the power of PA1 and PA2 also reduces when compared to existing adders. In proposed approximate 4-2 compressor the no. of transistors requires is reduced by modifying the sum and carry expression logic in circuit level. Th no. of transistors required is reduced to 30 as compared to existing compressors in [14] which requires 38 for existing compressor 1 and 36 for existing compressor 2. As transistor count is reduced to 30, power consumption also reduces drastically. As the proposed approximate multiplier uses PA1, PA2 and approximate 4-2 compressor, the transistor count of proposed multiplier also reduces by large number when compared to accurate multiplier.

A. Proposed Adder Design (PA1)

The schematic of PA1 consists of 14 transistors. The circuit level of PA1 is implemented in Cadence Virtuoso tool in gpdk 90nm technology.

From 5 we can observe that transmission gate based xnor circuit and AND gate were implemented to get sum output. The carry output is obtained by directly connecting to input X.

From 6 we can observe that inputs of PA1 are X, Y and C\text{in}. The outputs were Sum and Carry. The waveform of PA1 varies according to inputs with the help of Sum and Carry expressions. From 6 the proposed design got two errors in carry and two errors in sum at X=0, Y=0, C\text{in} =1, X=1, Y=0, C\text{in} =0 and X=1, Y=1, C\text{in} =0. The ED is shown in I.

B. Proposed Adder Design (PA2):

The PA2 comprises of 20 transistors which is less than existing design 2 adder in [4] which requires 22 transistors. The circuit level of PA2 is implemented in Cadence Virtuoso tool in gpdk 90nm technology. The schematic 7 consists of MUX based OR and AND function for implementing carry expression and sum is inverted output of carry. PA2 also implemented in transmission gate based technology.

C. Proposed Approximate 4-2 compressor

From 8 we can observe that inputs of PA2 are X, Y and C\text{in}. The outputs were Sum and Carry. The waveform of PA2 varies according to inputs with the help of Sum and Carry expressions. From 8 the proposed design got zero errors in carry and two errors in sum at X=0, Y=0, C\text{in} =0 and X=1, Y=0, C\text{in} =1. The ED is shown in II.

C. Proposed Approximate 4-2 compressor

The proposed compressor comprises of 30 transistors implemented in transmission gate based technology. The circuit
level implementation of approximate compressor is shown in 9. It consists of four inputs and two outputs. The compressor consists of XOR, OR and AND logic functions which were implemented with MUX based transmission gate technology. The circuit level is implemented in cadence virtuoso tool in gpdk 90nm technology.

The inputs of the proposed compressor are \( X_1, X_2, X_3 \) and \( X_4 \). The outputs were sum and carry. The waveform of proposed compressor varies according to inputs with the help of Sum and Carry expressions. From 10 the proposed design got 4 errors out of 16 combinations with 30 transistor count. Whereas in [14] the compressor design 2 has same 4 errors but with transistor count of 36.

**D. Proposed Approximate 4 bit ripple carry adder using PA1**

By using proposed adder design (PA1), 4 bit ripple carry adder is proposed. The proposed 4 bit adder is compared with accurate ripple carry adder. From 12 we observed that more number of errors were present at LSBs than in MSBs. The circuit level of 4 bit RCA using PA1 is implemented in cadence virtuoso tool in gpdk 90nm technology. The transistor count of proposed 4 bit RCA is 56. Power consumption of proposed design is reduced when compared to accurate ripple carry adder. The schematic of proposed RCA is shown in 11.
E. Proposed Approximate 4 bit ripple carry adder using PA2

By using proposed adder design (PA2), 4 bit ripple carry adder is proposed. The proposed 4 bit adder is compared with accurate ripple carry adder. From 14 we observed that more number of errors were present at LSBs than in MSBs. The circuit level of 4 bit RCA using PA2 is implemented in cadence virtuoso tool in gpdk 90nm technology. The transistor count of proposed 4 bit RCA is 80. Power consumption of proposed design is reduced when compared to accurate ripple carry adder. The schematic of proposed RCA is shown in 13.

F. Proposed Approximate Multiplier using PA1 and Compressor

The proposed approximate multiplier is of size 4*4. The proposed multiplier consists of accurate half adder, proposed transmission gate based approximate adder design (PA1) and proposed approximate 4-2 compressor as the main blocks. The circuit level implementation of the proposed multiplier is shown in 15. The design is implemented in cadence virtuoso tool in 90nm technology. The design consists of two inputs A and B with size of 4 bits and product of size 8 bits. From error table we observed that from total 256 combinations, errors were found in 32 combinations. Most of the errors were found in LSBs. The waveform of approximate multiplier using PA1 is shown in 16. The inputs of the design are A and B each of size 4 bits. The output is product with size 8 bits. From 16 observed that most of the errors were present in LSBs so that the proposed design does not affect the image quality and also accuracy does not get affected. The transistor count of proposed design is 246 which is huge less than that of accurate multiplier, and also power reduces significantly in approximate multiplier.

G. Proposed Approximate Multiplier using PA2 and Compressor

The proposed approximate multiplier is of size 4*4. The proposed multiplier consists of accurate half adder, proposed transmission gate based approximate adder design (PA2) and proposed approximate 4-2 compressor as the main blocks. The circuit level implementation of the proposed multiplier is shown in 17. The design is implemented in cadence virtuoso tool in 90nm technology. The design consists of two inputs A and B with size of 4 bits and product of size 8 bits. From error table we observed that from total 256 combinations, errors were found in 32 combinations. Most of the errors were found in LSBs. The waveform of approximate multiplier using PA2 is shown in 18. The inputs of the design are A and B each of size 4 bits. The output is product with size 8 bits. From 18...
observed that most of the errors were present in LSBs so that the proposed design does not affect the image quality and also accuracy does not get affected. The transistor count of proposed design is 282 which is huge less than that of accurate multiplier, and also power reduces significantly in approximate multiplier.

From VI we can observe that [15] implemented circuit level exact compressor design which consists of XOR-XNOR module, MUX and XOR blocks. In total exact 4-2 compressor requires 52 transistors. In [14] two approximate designs were implemented in which design 1 requires 38 transistors with \( C_{in} \) and \( C_{out} \) and design 2 requires 36 transistors without \( C_{in} \) and \( C_{out} \). The proposed design modifies the sum and carry expression in transistor level and reduces the transistor count to 30.

2) Comparison of Delay, Power and PDP: The proposed approximate adders (PA1, PA2), approximate 4-2 compressor and proposed approximate multiplier were implemented in circuit level in Cadence Virtuoso tool in gpdk 90nm technology. The results obtained is compared with existing adders, comparators and multipliers in terms of power, delay and PDP.

1) Comparison of Number of Transistors for proposed designs: From V we can observe that [4] proposes adder based on transmission gate based technology, were TGA[1] uses 16 and TGA [2] uses 22 transistors with 2 error distance. Similarly in this paper also uses transmission gate based technology but with reduced number of transistors when compared to [4]or adders in which there is more voltage drop for cascading stages.

<table>
<thead>
<tr>
<th>Design</th>
<th>No. of transistors</th>
<th>Error Distance</th>
</tr>
</thead>
<tbody>
<tr>
<td>TGA1 [4]</td>
<td>16</td>
<td>2</td>
</tr>
<tr>
<td>TGA2 [4]</td>
<td>22</td>
<td>2</td>
</tr>
<tr>
<td>AMA1 [1]</td>
<td>16</td>
<td>2</td>
</tr>
<tr>
<td>AMA2 [1]</td>
<td>14</td>
<td>2</td>
</tr>
<tr>
<td>AMA3 [2]</td>
<td>11</td>
<td>3</td>
</tr>
<tr>
<td>AMA4 [2]</td>
<td>11</td>
<td>3</td>
</tr>
<tr>
<td>AXA1 [3]</td>
<td>8</td>
<td>4</td>
</tr>
<tr>
<td>AXA2 [3]</td>
<td>6</td>
<td>4</td>
</tr>
<tr>
<td>AXA3 [3]</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>PA1</td>
<td>14</td>
<td>2</td>
</tr>
<tr>
<td>PA2</td>
<td>20</td>
<td>2</td>
</tr>
</tbody>
</table>

From VI we can observe that [15] implemented circuit level exact compressor design which consists of XOR-XNOR module, MUX and XOR blocks. In total exact 4-2 compressor requires 52 transistors. In [14] two approximate designs were implemented in which design 1 requires 38 transistors with \( C_{in} \) and \( C_{out} \) and design 2 requires 36 transistors without \( C_{in} \) and \( C_{out} \). The proposed design modifies the sum and carry expression in transistor level and reduces the transistor count to 30.

2) Comparison of Delay, Power and PDP : The proposed approximate adders (PA1, PA2), approximate 4-2 compressor and proposed approximate multiplier were implemented in circuit level in Cadence Virtuoso tool in gpdk 90nm technology. The results obtained is compared with existing adders, comparators and multipliers in terms of power, delay and PDP.

<table>
<thead>
<tr>
<th>Design</th>
<th>Delay (ns)</th>
<th>Power (uW)</th>
<th>PDP (10^{-15}J)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TGA1 [4]</td>
<td>1.245</td>
<td>1.97</td>
<td>2.45</td>
</tr>
<tr>
<td>TGA2 [4]</td>
<td>1.247</td>
<td>2.28</td>
<td>2.84</td>
</tr>
<tr>
<td>AMA1 [1]</td>
<td>1.378</td>
<td>2.79</td>
<td>3.84</td>
</tr>
<tr>
<td>AMA2 [1]</td>
<td>1.409</td>
<td>2.74</td>
<td>3.86</td>
</tr>
<tr>
<td>AMA3 [2]</td>
<td>1.468</td>
<td>2.55</td>
<td>3.74</td>
</tr>
<tr>
<td>AMA4 [2]</td>
<td>1.471</td>
<td>2.53</td>
<td>3.72</td>
</tr>
<tr>
<td>PA1</td>
<td>0.755</td>
<td>1.13</td>
<td>0.85</td>
</tr>
<tr>
<td>PA2</td>
<td>0.824</td>
<td>1.32</td>
<td>1.08</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Design</th>
<th>Delay (ns)</th>
<th>Power (uW)</th>
<th>PDP (10^{-15}J)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Exact compressor [16]</td>
<td>160.36</td>
<td>2.98</td>
<td>0.477</td>
</tr>
<tr>
<td>Design 1 [14]</td>
<td>155.32</td>
<td>2.27</td>
<td>0.359</td>
</tr>
<tr>
<td>Design 2 [14]</td>
<td>144.35</td>
<td>2.14</td>
<td>0.308</td>
</tr>
<tr>
<td>Proposed Design</td>
<td>87.36</td>
<td>1.06</td>
<td>0.092</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Design</th>
<th>Delay (ns)</th>
<th>Power (uW)</th>
<th>PDP (10^{-12}J)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Accurate Multiplier</td>
<td>389.45</td>
<td>729.47</td>
<td>284.09</td>
</tr>
<tr>
<td>Approximate Multiplier</td>
<td>124.56</td>
<td>29.332</td>
<td>3.653</td>
</tr>
</tbody>
</table>
V. CONCLUSION

From literature we conclude that mirror adders and pass transistors have signal degradation problem. To achieve high voltage swing with reduced number of errors we proposed approximate adders based on TGA. Also in this paper approximate multipliers were proposed. In order to reduce partial product stages in approximate multiplier, approximate 4-2 compressors were implemented. The proposed designs were simulated in cadence virtuoso tool in 90nm technology. The simulation results shows that the PA1 and PA2 uses less no. of transistors i.e. PA1 with 14 and PA2 with 22 transistors which is less when compared to existed adders like TGA1 and TGA2 in [14] with same error rate and achieves reduced delay and power consumption. The PA1 achieves delay of 0.755 (ns), power consumption is 1.13 (uW). The PA2 achieves delay of 0.824 (ns) and power gets reduced to 1.32 (uW). The proposed compressor uses 30 transistors and achieves delay of 87.36 ps and power consumption is 1.06 uW. The proposed approximate multiplier achieves less area with 282 transistors, delay of 124.56 ns and power consumption is 29.332 uW.

The power reduction will be achieved by using approximate adders which is less when compared to existing adders like TGA1 and TGA2 in [14] with same error rate and achieves reduced delay and power consumption. The proposed adders and multipliers are widely used in multimedia applications whose output image does not need to be numerically exact. The power reduction will be achieved by using approximate designs.

REFERENCES


[17] Naman Maheshwari, Zhixi Yang and Jie Han, Fabrizio Lombardi, A Design Approach for Compressor Based Approximate Multipliers, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 24, NO. 11, AUGUST 2013.