

## APB Bridge Based on AMBA 4.0

G Prathibha

Department of ECE

Sree Buddha College of Engineering, Pattoor  
Pandalam, Kerala

Ambika Sekhar

Department of ECE

Sree Buddha College of Engineering, Pattoor  
Pandalam, Kerala

### Abstract

*Integrated circuits have entered the era of System-on-a-Chip (SoC), which refers to integrating all components of a computer or other electronic system into a single chip. With the increasing design size, IP has become an inevitable choice for SoC design. The widespread use of all kinds of IPs has changed the nature of the design flow, making On-Chip Buses (OCB) essential to the design. Of all OCBs existing in the market, the AMBA bus system is widely used as the de facto standard SoC bus. The latest specification introduced by ARM is AMBA 4.0 specifications. A bus bridge is used to convert transactions from one bus protocol to another. Based on AMBA 4.0 bus, the Intellectual Property (IP) core of Advanced Peripheral Bus (APB) bridge has been designed, which translates the AXI4.0-lite transactions (AXI Master) into APB 4.0 transactions (APB Master). As most of the peripherals don't use the advanced features of AXI4 bus, the APB bus has been implemented to interact with the processor to reduce complexity. The bridge provides an interface between the high-performance AXI bus and low-power APB domain. It has a Slave interface which receives the AXI4 master transactions and converts them to APB master transactions and initiates them on the APB bus. As the APB protocol is significantly simpler than AXI4, the AXI4 transactions are properly downgraded to APB transactions.*

AMBA High-performance Bus (AHB) that is a single clock-edge protocol. In 2003, ARM introduced the 3rd generation, AMBA 3, including AXI to reach even higher performance inter-connects and the Advanced Trace Bus (ATB) as part of the CoreSight on-chip debug and trace solution. These protocols are today the de facto standard for 32-bit embedded processors because they are well documented and can be used without royalties.

The important aspect of a SoC is not only which components or blocks it houses, but also how they are interconnected. AMBA is a solution for the blocks to interface with each other. The objective of the AMBA specification is to:

- facilitate *right-first-time* development of embedded microcontroller products with one or more CPUs, GPUs or signal processors,
- be technology independent, to allow reuse of IP cores, peripheral and system macrocells across diverse IC processes,
- encourage modular system design to improve processor independence, and the development of reusable peripheral and system IP libraries
- minimize silicon infrastructure while supporting high performance and low power on-chip communication.

ARM introduced the Advanced Microcontroller Bus Architecture (AMBA) 4.0 specifications in March 2010, which includes Advanced eXtensible Interface (AXI) 4.0. AMBA bus protocol has become the de facto standard SoC bus. That means more and more existing IPs must be able to communicate with AMBA 4.0 bus. Based on AMBA 4.0 bus, an Intellectual Property (IP) core of AXI (Advanced extensible Interface) Lite to APB (Advanced Peripheral Bus) Bridge can be designed, which would translate the AXI4.0-lite transactions into APB 4.0 transactions. The bridge provides interfaces between the high-performance AXI bus and low-power APB domain.

### 1. Introduction

The Advanced Microcontroller Bus Architecture (AMBA) is used as the on-chip bus in system-on-a-chip (SoC) designs. Since its inception, the scope of AMBA has gone far beyond microcontroller devices and is now widely used on a range of ASIC and SoC parts including applications processors used in modern portable mobile devices. AMBA protocol is an open standard, on-chip interconnect specification for the connection and management of functional blocks in a System-on-Chip (SoC). It facilitates right-first-time development of multi-processor designs with large numbers of controllers and peripherals.

AMBA was introduced by ARM Ltd in 1996. The first AMBA buses were Advanced System Bus (ASB) and Advanced Peripheral Bus (APB). In its 2nd version, AMBA 2, ARM added

### 2. Block Diagram

The design specification mainly deals with the implementation and verification of the APB bridge which converts AXI4 protocol transactions to APB protocol transactions. AXI4 and APB are protocols of the AMBA bus family from ARM for mobile SOCs. The AXI4 forms the main processor communication bus and APB is the primary peripheral bus. As most of the peripherals don't use the advanced features of AXI4 bus they implement the APB bus to interact with the processor to reduce complexity. An RTL which converts AXI4 transactions to APB bus will be helpful in integrating peripherals which use

the simpler APB bus, into an SOC with standard ARM processor/s.

A bus bridge is used to convert transactions from one bus protocol to another. Here the transactions coming from a processor (AXI4 Master) are converted to APB Master transactions. Hence the bus bridge has a Slave interface which receives the AXI4 master transactions and converts them to APB master transactions and initiates them on the APB bus. As the APB protocol is significantly simpler than AXI4, the AXI4 transactions will have to be downgraded to APB transactions. The block diagram of the bus bridge system can be given as shown below.




Figure 1: APB Bridge block diagram

### 3. RTL Block Diagram

A bus bridge is used to convert transactions from one bus protocol to another. Here the transactions coming from a processor (AXI4 Master) has been converted to APB Master transactions. Hence the bus bridge has a Slave interface which receives the AXI4 master transactions and converts them to APB master transactions and initiates them on the APB bus. As the APB protocol is significantly simpler than AXI4, the AXI4 transactions have been properly downgraded to APB transactions.

As the first step, we have the RTL block diagram as show in figure 2. The various signal channels of AXI and the APB signals were studied thoroughly. From this study, a




Figure 2: RTL Block Diagram

transaction table was generated, which gives the relation between various AXI and APB signals. It is from this table that we get an idea of how to generate the signals necessary and how they can be used for read and write operations.

### 4. Waveforms Expected

Depending on the transaction table generated, there read and write operations are expected to be as shown n the figures given below.




Figure 3: Expected read access waveform




Figure 4: Expected write access waveform

When read/write address is aligned to the read/write size, for 'FIXED' burst AXI4 type, address for all APB reads/writes will remain the same. For 'INCREMENTING' burst AXI4 type, address for APB reads/writes will be increased according to the data bus width on the APB size. For 'WRAPPING' burst AXI4 type, address for APB reads/writes will be increased according to the data bus width on the APB size. It will also have to be wrapped according to the wrap size calculated as given in AXI4









- [11] Muhlbach,S., et. al., Hamburg Univ. Of Technol., Hamburg, "Secure And Authenticated Communication In Chip-Level Microcomputer Bus Systems With Tree Parity Machines", International Conference On Embedded Computer Systems: Architectures, Modeling And Simulation, 2007, Pp 201-208.
- [12] Vijay D'silva, S. Ramesh, Indian Institute of Technology Bombay, "Synchronous Protocol Automata: A Framework for Modelling and Verification of SoC Communication Architectures", Proceedings in Design, Automation and Test in Europe Conference and Exhibition, 2004. , pp 390-395.
- [13] Chenghai Ma et.al. , University of Bologna, Forlì, Italy, "Design and Implementation of APB Bridge based on AMBA 4.0", in Satellite Navigation Technologies and European Workshop on GNSS Signals and Signal Processing (NAVITEC), 2010 5th ESA Workshop, pp 1-7.
- [14] GaoMing Du, DuoLi Zhang, et. al. , VLSI Research institute,China, "FPGA Prototype Design of Network on Chips", 2nd International Conference on Anti-counterfeiting, Security and Identification, 2008 ,pp 348-351.
- [15] Mohammed H. Alser, Maher M. Assaad, Electrical and Electronics Engineering, Universiti Teknologi PETRONAS, Perak Darul Ridzuan, Malaysia, "Design and Modeling of Low-Power Clockless Serial Link for Data Communication Systems", National Postgraduate Conference (NPC), 2011,pp 1-5.
- [16] Jovanovic, S., Lab. d'Instrum. et d'Electron. de Nancy, Univ. Henri Poincare,Nancy, "A new high-performance scalable dynamic interconnection for FPGA based reconfigurable systems", International Conference on Application-Specific Systems, Architectures and Processors, 2008,pp 61 - 66 .
- [17] M. H. Neishaburi, Zeljko Zilic , McGill University, Department of Electrical Engg., Montreal, Quebec Canada , "Debug Aware AXI-based Network Interface", IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2011.
- [18] Fei Hong, Aviral Shrivastava, and Jongeun Lee, "Return Data Interleaving for Multi-Channel Embedded CMPs Systems", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 20, No. 7, July 2012, pp 1351-1354.