# Analysis and Design of Single phase Single Stage Integrated Converter to Improve Power Factor with Zero Voltage Switching

Ms. Sushma S Majigoudar <sup>1</sup>
M.Tech Student (Power Electronics)
Dept. of EEE
The Oxford College of Engineering
Bangalore-560068, Karnataka, India

Abstract: Now a day it is necessary to incorporate power factor correction in AC/DC front end converter modules as there is increase in usage of electronic devices like laptops, cell phone chargers, electric vehicles, UPS, etc. In this paper, a single phase high power factor ac/dc converter with soft switching characteristic has been described. The circuit topology is derived by integrating a boost converter and a buck converter. Boost converter takes care of front end power factor correction to acquire high power factor and to obtain low current harmonics at input line. Buck converter will take care of the output voltage regulation i.e it directs the dc-link voltage to give a steady stable dc output voltage. Without utilizing any active clamp circuit or snubber circuit, the dynamic switches of the proposed converter can accomplish zero-voltage switching on (ZVS) transition which is made in the circuit naturally. MATLAB13 has been used for simulating the circuit. The steady state analysis has been observed with different simulation circuits to get the desired performance output.

Key words- PFC, Boost converter, Buck Converter, ZVS transition

#### LINTRODUCTION

The power supply unit is a vital circuit obstruct in all electronic hardware. It is the interface between the ac mains and whatever is left of the useful circuits of the hardware. These utilitarian circuits as a rule need power at one or more fixed dc voltage levels. Switch mode power supplies (SMPS) are most regularly utilized for controlling electronic hardware since they give a practical, effective and high power density solution compared to linear regulators. The devices generally used in industrial, commercial and residential applications need to undergo rectification for their appropriate working and operation. They are associated with the grid including non-linear subsequently have and non-linear characteristics, which results in production of nonsinusoidal line current. Likewise, current including frequency components at multiples of line frequency are observed which lead to line harmonics. Due to the increasing demand of these devices, the line current harmonics pose a major problem by degrading the power factor of the system thus affecting the performance of the devices. Consequently there is a need to lessen the line current so as to improve the power factor of the system. This has prompted outlining of Power Factor Correction

Dr. (Mrs) Puneet Kaur <sup>2</sup> Associate Professor, Dept. of EEE The Oxford College of Engineering Bangalore-560068 Karnataka, India

circuits. Inferable from the advantages of basic circuit topology and easy control, boost or boost-buck converters have been generally served as power factor correctors. Keeping in mind the end goal to accomplish unity power factor, it requires the output voltage of both converter be higher than the amplitude of the ac line voltage. Hence, high-power factor ac/dc converters ordinarily comprise of two stages. The first is ac to dc stage which performs the function of PFC and the second one is a dc-to-dc stage used to supply regulated and stable dc voltage across the load.

In quest for high efficiency and high power factor, researchers have introduced numerous single-stage ac/dc converters taking into account the integration of a PFC stage and a dc to dc. By sharing may be a couple or dynamic switches, the single-stage methodologies have advantages of less count of components used, which is cost effective. As compared with two-stage approaches, the circuit efficiency is enhanced since only power conversion process is required. Among them, some single-stage methodologies incorporate a PFC converter with a fullridge or half-bridge resonant converters. These resonant converters can work with ZVS if the resonant circuits present are inductive, i.e. the switching frequency is above the resonant frequency. In spite of the fact that, these topologies can effectively eliminate switching losses by switching the active switches near the resonance frequency to achieve ZVS, working active switches close to the resonance frequency results in high resonant current and more conduction losses. The significant issue is that the active switches normally operate at hard switching. An active switch that works at hard switching produces high switching losses as well as presents high voltage and current stresses on circuit components, bringing about poor efficiency and low circuit stability.

With a specific end goal to take care of the issue of hard switching, some soft switching techniques which include active clamp circuit or snubber circuit have been proposed. These soft switching techniques have considerably eliminated switching losses. Be that as it may, these strategies need to utilize additional switch, diode and receptive components to make the active switches turn on at zero-voltage. It includes the circuit complexity and general expense. In addition, another conduction losses coming about because of the circulating current in the active clamp circuit would happen.

So as to eliminate the double circuit topology which makes the circuit complex, soft switching technique without active clamp circuit or snubber circuit, also to have high power factor with regulation of voltage, a new circuit topology is derived by integrating a boost converter and a buck converter. The boost converter performs the function of power factor correction (PFC) to get high power factor and low current harmonic at the input line. The buck converter further regulates the dc-link voltage to give a steady dc output voltage which results in high power factor with reduced circuit complexity, increased efficiency with regulated output voltage.

#### II. LITERATURE SURVEY

Mainly boost converters or Buck-boost converters are widely used as power factor correction converter [1-4]. There are two stages in power factor correction converter they are AC-DC conversion and DC-DC regulation [5-7]. As there are two energy converter stages there are switching losses, conduction loss and magnetic core loss.

The combination and cuk and sepic converters are used for PF correction and regulation [8-11]. But the boost and buck-boost, cuk and sepic has problem of hard switching due to parasitic capacitor. This happens at critical conduction mode. So the synchronous rectification is needed in these converters [12-13]. But by using this technique extra switch and control circuits are needed. Researches also proposed some single-stage approaches which integrate a PFC converter with a full-bridge or halfbridge resonant converters. These resonant converters can operate with ZVS if the resonant circuits present inductive, i.e. the switching frequency is above the resonant frequency. Moreover, ZVS can be achieved within a wide load range by variable-frequency control or asymmetrical pulse-width modulation (APWM) and also by active switching. The major problem is that the active switches usually operate in hard switching. An active switch that operates at hard switching not only generates high switching losses but also introduces high voltage and current stresses on circuit components, resulting in poor efficiency and low circuit stability. In order to solve the problem of hard switching, some soft-switching techniques which adopt active-clamp circuit or snubber circuit have been proposed [13-19]. These soft-switching techniques have substantially eliminated the switching loss. However, these techniques need to use additional auxiliary switch, diode and reactive components to make the active switches turn on at zero-voltage. It adds the circuit complexity and overall cost. Besides, another conduction losses resulting from the circulating current in the active- clamp circuit would happen.

In this project, a new ac/dc converter featuring ZVS with simple control is presented and analyzed.

## III. SINGLE STAGE ACTIVE POWER FACTOR CORRECTION

There is a distorted input current waveform with increased harmonic content in the traditional off line converters with diode capacitor rectifier front-end. They can't meet neither European line-current harmonic regulations characterized in the IEC1000-3-2 record or the comparing Japanese data consonant current determinations. To meet the necessities of above standards it is standard to include a power factor corrector in front of the separated dc/dc converter segment of the switching power supply. Again another dc/dc converter is required to get the regulated output voltage. In this way two converter is required for single-phase active power factor correction for the prerequisite of high input power factor and output voltage regulation. So, for single phase active power factor correction, there are two methodological approaches

- (1) Two-stage approach
- (2) Single-stage approach

Two-stage methodology is ordinarily utilized methodology as a part of high power applications. There are two independent power stages in two stage approach. The frontend PFC stage is normally a boost or buck-boost (or flyback) converter. The dc/dc output stage is the isolated one that is executed with no less than one switch, which is controlled by an independent PWM controller to firmly regulate the output voltage. The two-stage methodology is a financially a saving approach in high power applications; its cost-adequacy is lessened in low-control applications because of the extra PFC power stage and control circuits. A single stage plan joins the PFC circuit and dc/dc power conversion circuit into one stage. Various single-stage circuits have been accounted for lately. Contrasted with the two-stage approach, the single methodology uses stand out switch and controller to shape the input current and to regulate the output voltage. Despite the fact that for a single stage PFC converter attenuation of input current harmonics is not comparable to for the two-stage approach. Yet, it meets the necessities of IEC1000-3-2 standards. Again it is financially cost effective and conservative when compared to two stage approach.

# IV. METHODOLOGY OF THE PROPOSED CONVERTER




Fig.1 Circuit Diagram of Proposed converter

In order to solve the issue coming about because of hard switching, another ac/dc converter is proposed. The circuit topology is inferred by relocating the positions of the semiconductor switches. Here, MOSFETs S1 and S2 are the active switches and the antiparallel diodes DS1 and DS2 are their intrinsic body diodes, respectively. The proposed circuit mainly comprises of a low-pass filter (Lm and Cm), a diode-bridge rectifier (D1-D4), a boost converter and a buck converter. The boost converter is made out of Lp, DS1, S2 and Cdc and the buck converter is made out of Lb, D5, DS2, S1 and Co. Both converters work at a high-switching frequency, fs. The boost converter performs the function of PFC. When it works at discontinuous conduction mode (DCM), the average value of its inductor current in each high-switching cycle is approximately a sinusoidal function. The low pass filter is utilized to remove high frequency current of the inductor current. By this, the boost converter can wave shape the input line current to be sinusoidal and in phase with the input line voltage. In other word, high power factor and low current harmonic distortion (THDi) can be accomplished. The buck converter further directs the output voltage of the boost converter to supply stable dc voltage to the load. It is likewise designed to operate at DCM for achieving ZVS in light of the reason that will be discussed about it at the final this section.


vGS1 and vGS2 are the two gate voltages from a half-bridge driver integrated circuit (IC) are utilized to turn S1 and S2 on and off. These voltages are complementary rectangular-wave voltages. In order to keep both active switches not to cross conduct, there is a short non-overlap time characterized as "dead time". In the dead time, vGS1 and vGS2 are at a low level. The duty cycle of vGS1 and vGS2 is 0.5 by neglecting the short dead time.

For simplifying the circuit analysis, the following assumptions are made:

- 1) The semiconductor devices are ideal except for the parasitic output capacitance of the MOSFETs.
- 2) The capacitances of Cdc and Co are large enough that the dc-link voltage Vdc and the output voltage Vo can be regarded as constant.


#### Principle of Operation

#### Mode I (t0-t1)



Preceding Mode I, S1 is at "ON" state. The boost inductor current ip is zero and the dc-link capacitor supplies the buck inductor current ib which moves through S1, D5, Lb and Co. This mode begins when S1 is turned off by the gate voltage, vGS1. The time interval of this mode is the

turn-off transition. At the start of this mode, ib is redirected from S1 to flow through the output capacitors CDS1 and CDS2. CDS1 and CDS2 are charged and discharged, respectively. As the voltage across CDS2 (vDS2) reduces to be lower than the rectified input voltage vrec, the boost inductor current ip begins to increaes. At the point when vDS2 comes to - 0.7 V, DS2 turns on and Mode I ends.



At the beginning of Mode II, voltage vDS2 is maintained at about -0.7 V by the antiparallel diode DS2. After the short dead time, S2 is turned on by the gate voltage, vGS2. If the on-resistance of S2 is small enough, most of ib will flow through S2 in the direction from its source to drain.

Neglecting this small value of vDS2, the voltage across Lb and Lp are equal to

$$vb(t) = -Vo (1)$$

$$vp(t)=vrec(t)=Vm \sin \left[ \left( 2\Pi fLt \right) \right]$$
 (2)

where fL and Vm are the frequency and the amplitude of the input line voltage, respectively. Since the time interval of Mode I is very short, ib can be expressed as


$$i_b(t) = i_b(t_0) - \frac{V_o}{L_h}(t - t_0)$$
 (3)

From (3), ib decreases from a peak value. The boost converter is designed to operate at DCM, therefore ip increases linearly from zero with a rising slope that is proportional to vrec.

$$i_p(t) = \frac{v_{rec}}{L_p} \left( t - t_0 \right) = \frac{V_m \left| \sin \left( 2\pi f_L t \right) \right|}{L_p} \left( t - t_0 \right) \tag{4}$$

In Mode II, ib is higher than ip. Current ib has two loops. Parts of ib flow through S2 and the rest are equal to ip and flow through the line-voltage source, diode rectifier and Lp. This mode ends when ip rises to become higher than ib.

Mode III (t2-t3)




IJERTV5IS041126 694

Vol. 5 Issue 04, April-2016

In Mode III, ip is higher than ib. Current ip has two loops. Parts of ip are equal to ib and flow into the buck converter, while the rest flow through S2. The current direction in S2 is naturally changed, i.e. from drain to source. The voltage and current equations for vb, vp, ib and ip are the same as (1) – (4). Current ib decreases continuously. On the contrary, ip keeps increasing. Since the buck converter is designed to operate at DCM, ib will decrease to zero at the end of this mode.


#### Mode IV (t3-t4)



In this mode, S2 remains on to carry ip. Beacuse ib is zero, the buck converter is at "OFF" state and the output capacitor Co supplies current to load. When S2 is turned off by the


gate voltage vGS2, Mode IV ends.

#### Mode V (t4-t5)



Current ip reaches a peak value at the time instant of turning off S2. For maintaining flux balance in Lp, ip will be diverted from S2 to flow through CDS1 and CDS2 when S2 is turned off. CDS1 and CDS2 are discharged and charged, respectively. Current ib is zero at the beginning of this mode, and will start to increase when the voltage across CDS1 (vDS1) decreases to be lower than Vdc-Vo, that is the voltage across Lb becomes positive. As vDS1 reaches -0.7 V, DS1 turns on and Mode V ends.

Mode VI (t5-t6)



At the beginning of Mode VI, vDS1 is maintained at about -0.7 V by the antiparallel diode DS1. After the short dead time, S1 is turned on by vGS1. If the on-resistance of S1 is small enough, most of ip will flow through S1 in the direction from its source to drain. Neglecting this small value of vDS1, the voltage imposed on Lp and Lb can be respectively expressed as

$$v_p(t) = v_{rec}(t) - V_{dc} = V_m \left| sin(2\pi f_L t) \right| - V_{dc}$$
 (5)

$$v_b(t) = V_{dc} - V_o. \tag{6}$$

For a boost converter, the dc-link voltage Vdc is higher than the rectified voltage vrec. Neglecting the short turning off transition of S2, ip can be expressed as:


$$i_{p}\left(t\right) = i_{p}\left(t_{4}\right) - \frac{V_{m}\left|sin\left(2\pi f_{L}t\right)\right| - V_{dc}}{L_{p}}\left(t - t_{4}\right) \tag{7}$$

On the contrary, the voltage across Lb is positive to make ib rise from zero.

$$i_b(t) = \frac{V_{dc} - V_o}{L_b} \Big(t - t_4\Big) \tag{8} \label{eq:scale}$$

In Mode VI, ip is higher than ib. There are two loops for ip. Parts of ip flow through S1 to charge the dc-link capacitor Cdc and the rest are equal to ib and flow into the buck converter. This mode ends when ib rises to become higher than ip.


#### Mode VII (t6-t7)



In Mode VII, ib is higher than ip. There are two loops for ib. Parts of ib are equal to ip and flow into the boost converter, while the rest flow through S1. The current direction in S1 is naturally changed, i.e. from drain to source. The voltage and current equations for vp, vb, ip and ib are the same as (5) - (8). Current ib increases

continuously while ip keeps decreasing. The circuit operation enters next mode as soon as ip decreases to zero.

#### Mode VIII (t7-t8)



S1 remains on and ib keeps increasing. This mode ends at the time when vGS1 becomes a low level to turn off S1 and, the circuit operation returns to Mode I of the next high frequency cycle.

Based on the circuit operation, prior to turning on one active switch, the output capacitance is discharged to about 0.7 V by the inductor current. Then the intrinsic body diode of the active switch turns on to clamp the active voltage at nearly zero voltage. By this way, each active switch achieves ZVS operation.

The reason for operating the buck converter at DCM is explained below. In operation Mode II, ip rises and ib decreases. It should be noted that ip rises in proportional to the input voltage and has a small peak in the vicinity of zero-cross point of the input voltage. If the buck converter is operated at continuous-conduction mode (CCM), ib could keep higher than ip. On this condition, the circuit operation would not enter into Mode III and Mode IV, and vDS1 is maintained at about Vdc. When S1 is turned on, ib is diverter from S2 to S1. CDS1 is discharged at a high voltage of Vdc, resulting a spike current and high switching losses.

#### V. SIMULATION RESULTS AND DISCUSSION

To verify the validity of the proposed single phase integrated high power factor, a well-known MATLAB 2013 has been used to carry out simulation process. Simulation has been done for open loop and closed loop simulation. Along with this, proposed circuit has been made to work with two loads in a single circuit which is advantageous.

The values calculated from the derived equations are listed in Table 1

Filter Inductor $L_m$	2.16 mH
Filter Capacitor C <sub>m</sub>	0.47 μF
Boost Inductor $L_p$	0.76 mH
DC-Link Capacitors $C_{dc}$	100 μF
Buck Inductor $L_b$	2.14 mH
Buck Capacitor Co	100 μF
Active Switches $S_1, S_2$	IRF840
Diodes $D_5$	MUR460

Table 1

## 1) (a) Simulation Circuit of proposed converter in open loop condition

In figure 2, the complete simulation diagram is being shown in open loop condition. The converter circuit operation have two functions where the rectified dc output voltage fed to the proposed converter and it functions for power factor correction when the circuit is operating in boost mode, a regulated stable dc output voltage can be observed across the output when the circuit is operating in buck mode.




Figure 2.1 Simulation circuit of the proposed converter In open loop condition

### (b) Simulated output waveforms




Figure 2.1(a) Input Phase voltage and current

Vol. 5 Issue 04, April-2016




Figure 2.1(b) Voltage VDs1 and VDs2 of Diodes Ds1 and Ds2




Figure 2.1(c) Current waveforms of Switches S1 and S2




Figure 2.1(d) Regulated output voltage, Vo= 122V

2) Closed Loop Simulation circuit of Proposed Converter
Figure 2.2 shows the complete simulation circuit of
proposed converter which can be divided into main circuit
and the controller circuit which forms the closed loop
simulation circuit.




Figure 2.2: Closed loop simulation circuit

### (b) Simulated waveforms for closed loop

The simulated waveforms for the closed loop have been shown in figures 2.2(a), 2.2(b), 2.2(c) and 2..2(d).




Figure 2.2(a): Input voltage and current waveforms in phase




Figure 2.2(b): Constant DC output performance of closed loop simulation




Figure 2.2(c): Graph showing Unity power factor




Figure 2.2(d) Regulated dc output voltage, Vo=120V

### (a) Simulation of the proposed converter used for two different loads in this single stage approach

In this simulation circuit, for the proposed converter two different loads can be used across the boost mode and the buck mode in which a single stage approach circuit is capable to handle two different loads at a same time.




Figure 2.3 Simulation of the proposed converter used for two different loads in this single stage approach

# (b) Simulated Waveforms for proposed converter with two different loads

Below figures show the simulated waveforms for the proposed circuit for the circuit works for two different loads




Figure 2.3(a) Graph of speed linearly increased w.r.t time




Figure 2.3(b) Graph of Armature current gradually decreased with increase in speed




Figure 2.3(c) Regulated Dc output voltage of Vo= 180V

#### VI. CONCLUSION

From the simulation results of the open loop condition we observe that input current is in phase with the voltage so that the input line current harmonics has got reduced with high power factor. ZVS operation is achieved. Also the regulated output voltage has got settled after some time with a stable dc output voltage of 122V. From the simulation results of the closed loop condition we observe that input current is in phase with the voltage so that the input line current harmonics has got reduced with unity power factor. ZVS operation is achieved. Due to the controller, a constant voltage across Cdc i.e Vdc is achieved which is equal to 220V. Also the regulated output voltage has got settled after some time with a stable dc output voltage of 120V. For the proposed converter two different loads can be used across the boost mode and the buck mode in which a single stage approach circuit is capable to handle two different loads at a same time. Armature current and speed characteristics are shown in below figures 2.3(a) & 2.3(b). A regulated dc output voltage can also be observed across the resistive load as shown in figure 2.3(c).

From all the simulation results we can conclude that the proposed converter has achieved high power factor with less input harmonic current which is done by boost mode, the buck mode has given the dc regulated output voltage across the load. With this both circuits by operating in DCM mode have achieved ZVS transition there by eliminating the switching losses.

#### REFERENCES

- [1] H. L. Cheng, C. S. Moo, and W. M. Chen, "A Novel single-stage high-power-factor electronic ballast with symmetrical topology," IEEE Trans. Industrial Electron, vol. 50, no. 4, pp. 759-766, Aug. 2003.
- [2] T. J. Liang, S. C. Kang, C. A. Cheng, R. L. Lin, J. F. Chen, "Analysis and design of single-stage electronic ballast with bridgeless PFC configuration," 29th Annual Conference on IEEE Industrial Electronics Society (IECON 2003), 2003, pp. 502-508.
- [3] A. S. Morais, C. A. Gallo, F. L. Tofoli, E. A. A. Coelho, L. C. Freitas, V. J. Farias, J. B. Vieira, "An electronic ballast employing a boost half-bridge topology," IEEE Applied Power Electronics Conference and Exposition 2003, APEC '04, pp.170-175.
- [4] C. K. Tse, M. H. L. Chow, and M. K. H. Cheung, "A family of PFC voltage regulator configurations with reduced redundant power processing," IEEE Trans. Power Electron., vol. 16, no. 6, Nov. 2001, pp. 794–802.
- [5] S. S. Lee, S. W. Choi, and G. W. Moon, "High-efficiency active-clamp forward converter with transient current build-up (TCP) ZVS technique," IEEE Trans. Ind. Electron., vol. 54, no. 1, Feb. 2007, pp. 310 318.
- [6] F. Zhang, J. Ni, and Yi Yu, "High power factor AC-DC LED driver with film capacitors," IEEE Trans. Power Electron., vol. 28, no. 10, Oct. 2013, pp. 4831-4840.
- [7] M. Arias, M. F. Diaz, D. G. Lamar, D. Balocco, A. A. Diallo, and J. Sebasti an, "High-efficiency asymmetrical half-bridge converter without electrolytic capacitor for low-output-voltage AC-DC LED drivers," IEEE Trans. Power Electron., vol. 28, no. 5, Oct. 2013, pp. 2539-2550.
- [8] J. C. W. Lam, and P. K Jain, "A high-power-factor single-stage single-switch electronic ballast for compact fluorescent lamps," IEEE Trans. Power Electron., vol. 25, no. 8, Aug. 2010, pp. 2045-2058.
- [9] H. Ma, J. S. Lai, Q. Feng, W. Yu, C. Zheng, and Z. Zhao, "A novel valley-fill SEPIC-derived power supply without electrolytic capacitors for LED lighting application," IEEE Trans. Power Electron., vol. 27, no. 6, June 2012, pp. 3057-3071.
- [10] A. J. Sabzali, E. H. Ismail, M. A. Al-Saffar, and A. A. Fardoun, "New bridgeless DCM Sepic and Cuk PFC rectifiers with low conduction and switching losses," IEEE Trans. Ind. Appli., vol. 47, no. 2, pp. 873-881, Mar./Apr. 2012.
- [11] M. Marvi and A. Fotowat-Ahmady, "A fully ZVS critical conduction mode boost PFC," IEEE Trans. Power Electron., vol. 27, no.4, pp. 1958-1965, April 2012.
- [12] J. W. Yang and H. L. Do, "High-efficiency ZVS AC-DC LED driver using a Self-Driven synchronous rectifier," IEEE Trans. Circuits and Systems—I: Regular Papers, vol. 61, no.8, pp. 2505-2512, Aug. 2014.
- [13] T. F. Wu, J. C. Hung, S. Y. Tseng, and Y. M. Chen, "A single-stage fast regulator with PFC based on an asymmetrical half-bridge topology," IEEE Trans. Ind. Electron., vol. 52, no. 1, pp. 139-150, Feb. 2005.
- [14] R. Xinbo and F. Liu, "An improved ZVS PWM full-bridge converter with clamping diodes," in Proc. IEEE Power Electron. Spec. Conf., 2004, pp. 1476–1481.
- [15] Y. C. Hsieh, M. R. Chen, H. L. Cheng, "An Interleaved Flyback Converter Featured with Zero-Voltage-Transition", IEEE Trans. Power Electron., vol. 26, no. 1, pp.79-84, Jan. 2011.

- [16] A. Acik and I. Cadirci, "Active clamped ZVS forward converter with soft-switched synchronous rectifier for high efficiency, low output voltage applications," Proc. Inst. Electr. Eng.—Electr. Power Appl., vol. 150, no. 2, pp. 165– 174, Mar. 2003.
- [17] C. M. Duarte and I. Barbi, "An improved family of ZVS-PWM active clamping DC-to-DC converters," IEEE Trans. Power Electron., vol. 17, no. 1, pp. 684–691, Jan. 2002.
- [18] C. M. Wang, C. H. Lin, and T. C. Yang, "High-power-factor soft- switched dc power supply system," IEEE Trans. Power Electron., vol. 26, no. 2, pp. 647–654, Feb. 2011.
- [19] A. Mousavi, P. Das, and G. Moschopoulos, "A comparative study of a new ZCS DC–DC full-bridge boost converter with a ZVS active- Clamp converter," IEEE Trans. Power Electron., vol. 27, no. 3, pp. 1347-1358, March 2012.

#### **Author Profile**



Sushma S Majigoudar completed B.E in Electrical & Electronics Engineering from STJIT, Ranebennur, 2014 output and pursuing M.Tech (Power Electronics) in The Oxford College of Engineering, Bangalore from 2014-2016.

2) Dr.( Mrs) Puneet Kaur, Associate Professor, Dept. of EEE, The Oxford College of Engineering Bangalore-560068, Karnataka, India