

An Accelerated Approach for Image compression based on FPGA

Shefin F¹

¹PG Scholar ECE Department,
TKM Institute of Technology, Karuvelil
P.O, Kollam, Kerala-691505, India,
shefinspyker@gmail.com

Abhilash R V²

²Assistant professor: ECE Department,
TKM Institute of Technology, Karuvelil P.O, Kollam,
Kerala-691505, India

Abstract— Transmission and storage of uncompressed images and videos are costly and impractical. So data compression methods are developed for this purpose. There is various transformation techniques used for these data compression methods. Transform coding relies on the premise that pixels in an image exhibit a certain level of correlation with their neighboring pixels. The Joint Photographic Expert Group (JPEG) standard was based on the Discrete Cosine Transform (DCT). It is one of the most popular and widely used compression standards. Two dimensional Discrete Cosine Transform module (2D –DCT) is a major module in lossy sequential JPEG image compression method along with other modules like quantization and entropy encoder. The present work is DWT based image compression based on FPGA. Later EZW algorithm will be developed which is fairly general and performs remarkably well with most types of images.

Keywords—JPEG,DCT,DWT,EZW.FPGA

I. INTRODUCTION

In many different fields, digitized images are replacing conventional analog images as photograph or x-rays. The volume of data required to describe such images greatly slow transmission and make storage prohibitively costly. The information contained in images must, therefore, be compressed by extracting only the visible elements, which are then encoded. The quantity of data involved is thus reduced substantially. The fundamental goal of data compression is to reduce the bit rate of transmission or storage while maintaining an acceptable fidelity or image quality. Compression can be achieved by transforming the data, projecting it on a basis of function, and then encoding this transform. Because of the nature of image signal and mechanism of human vision, the transform used must accept non stationary and be well localized in both the space and frequency domains. To avoid redundancy, which hinders compression, the transform must be at least bi orthogonal and lastly, in order to save CPU time, the corresponding algorithm must be fast.

II. LITERATURE SURVEY

The discrete wavelet transform (DWT) has gained wide popularity due to its excellent decorrelation property, many modern image and video compression systems embody the DWT as the transform stage. It is widely recognized that the 9/7 filters are among the best filters for DWT-based image compression. In fact, the JPEG2000 image coding standard employs the 9/7 filters as the default wavelet filters for lossy

compression and 5/3 filters for lossless compression. The performance of a hardware implementation of the 9/7 filter bank (FB) depends on the accuracy with which filter coefficients are represented. Lossless image compression techniques find applications in fields such as medical imaging, preservation of artwork, remote sensing etc. Day-by-day Discrete Wavelet Transform (DWT) is becoming more and more popular for digital image compression. Biorthogonal (5, 3) and (9, 7) filters have been chosen to be the standard filters used in the JPEG2000 codec standard. After DWT was introduced, several codec algorithms were proposed to compress the transform coefficients as much as possible. Among them, Embedded Zero tree Wavelet (EZW), Set Partitioning in Hierarchical Trees (SPIHT) and Embedded Block Coding with Optimized Truncation (EBCOT) are the most famous ones.

III. PROPOSED SYSTEM

The architecture of DWT comprises of Memory, Control unit, DWT processor and an External memory which is not included during the design since it is already there in the VIRTEX board. The memory used is a dual port ram which stores both the pixel values of an image which is called as text file and also stores the DWT coefficients after the DWT. The memory is also required for the storing of encoded coefficients. Control unit produces the control signals for the DWT processor to function. Figure 1 shows the basic block diagram of the DWT architecture.




Figure 1. DWT Block Diagram

A. Data Representation and Word Length

At first, before designing the 2-D DWT processor, data type representation and image pixels word length must be taken into consideration. There are two ways for data representation with hardware design, either floating point or fixed point. By representing data in floating point method the results will be more accurate due to the greater range of numbers (32 bits or 64 bits), but this accuracy requires more silicon area on FPGA and needs more complex design. Fixed point representation has the advantages of less silicon area on FPGA, and easier to implement a design. So the fixed point method is used to represent the data. The most common representation for fixed point numbers is the 2's complement, this type is appropriate with hardware design for arithmetic computations. Another important consideration is the word length, which means, the number of bits per pixel. The original image data word length is 8-bits per pixel, this amount of bits is not enough for wavelet transform coefficients. It is observed that the retrieved image in inverse discrete wavelet transform has distortion, because of overflow condition.

B. Internal Memory Units

There are two internal on-chip memory units in the system design, each one has size $(2N)$ for $(N \times N)$ image, these memory units are used as a cache memory, to speed up the DWT system assignments because the internal memory is faster than external memory. Each of these internal memory units is a single dual port block ram, therefore only one clock cycle is needed for reading or writing two words of data in two random memory locations. The memory units are also used to make an agreement between the 12 bits system word length and the 16 bits external memory word length.

The first memory unit works as a split stage for the lifting scheme wavelet transform, this unit works on separating the even indexed pixels from the odd indexed pixels. The separation process can be done by putting out even memory locations from (port A) output port, and odd memory locations from (port B) output port. This unit consists of a dual port block ram with two registers connected to the block ram output ports as shown in the Fig. 3.4. This arrangement delivers three outputs ($X[2n]$, $X[2n+1]$, and $X[2n+2]$) from the memory unit at each clock cycle to the DWT processor unit. Since, the DWT processor has two outputs for each clock cycle the (LPF, and HPF) coefficients, a second memory unit is necessary. This memory unit is also a dual port block ram used as dual input ports and single output port. This unit brings out the wavelet coefficients toward the external memory.

The internal memory unit must be designed in such a manner that it must store and load the pixel values faster and precise. The pixel values is scanned and stored in a particular manner. The text file reading is done here and the read pixel values are stored in specific locations. The image pixels are obtained using Matlab and it is written to a text file. Later these pixel values are arranged in column wise on the text file and this modified text file is called.




Figure 2. Internal Memory Block

C. DWT Processor Unit

This unit represents the hardware design of the $(5/3)$ lifting scheme filter, it contains predict stage and update stage. The same unit is used for row operations and then for column operations. This unit has three input ports connected to the three output ports of the first memory unit, and has two output ports connected to the input ports of the second memory unit as shown in the Fig. 4. In the hardware implementation of the filter design there are three registers to store incoming data from the first memory unit (three input data per clock cycle). Four adders and two shifters are used instead of multipliers, also a register is used to store the previous value of the details coefficients ($D[2n-1]$) for the next computation according to the lifting equations. The DWT Processor can be built using filters and down samplers as shown in figure 3.




Figure 3. Block Diagram of DWT Processor

D. Control Unit

There are two duties for the control unit. The first, it controls the on-chip DWT system components, by providing control signals (read, write, status, and enable), also it gives the appropriate addresses for memories units, and controls the data flow in the proposed design. The second, it provides complete interface signals and buses with external memory (read, write, enable, address bus, and data bus). The control unit is designed with finite state machine (FSM) method. There are two input signals that are connected to the switches of the FPGA kit, these control signals must be asserted by the user before starting the system operations. First one is the DWT level signal, used to select the wanted decomposition levels. The Second is the enable signal, used to enable the system components to perform DWT operations. After setting the (enable and level) signals, the control unit is responsible for all system operations starting with reading image data from external memory, enable DWT processor unit operations, and writing DWT sub bands to the external memory.

