A Three Legged DC/DC Converter with Wide and Variable Output Voltage Capability

Mr. Aniwas Lama Tamang  
PG Scholar, M.tech (Power electronics)  
EEE Department,  
Dayananda Sagar College of Engg.  
Bangalore-78

Dr. K. Shanmukha Sundar  
Professor and Head  
EEE Department,  
Dayananda Sagar College of Engg.  
Bangalore-78

Abstract—A new three legged DC/DC converter with reduced circulating current, small output filter, and low conduction loss of the rectifier diode for high DC current and a wide DC voltage application is proposed in this paper. It solves drawbacks like large circulating current, large output filter, narrow zero voltage switching range and large duty cycle loss. Two phase shift full bridge (PSFB) are placed on the primary side which works in a phase shifted manner, thus regulating output voltage. A capacitor called a boost capacitor is placed at the rectifying stage. This proposed converter configuration helps eliminate all the problems of a traditional PSFB converter thus making it suitable for high power applications.

Keywords—Phase shift full bridge (PSFB), Zero voltage switching (ZVS), circulating current.

I. INTRODUCTION

Zero voltage switching (ZVS) and Zero current switching (ZCS) are the soft switching technique that are used for PWM full bridge converter. The traditional Phase shift full bridge (PSFB) converter discussed in [1] requires no additional active device and utilizes leakage inductance of the power transformer to achieve ZVS. The gating signals are such that, instead of turning on the diagonally opposite switches in the bridge simultaneously, a phase shift is introduced between the switches in the left leg and those in the right leg. The zero voltage turn on is achieved by using the energy stored in the leakage inductance of the transformer to discharge the output capacitance before turning them on. A conventional phase-shift full-bridge (PSFB) converter is an attractive topology for the high-power and wide-output- voltage applications, since it has some desirable features such as low current/voltage stress, the ZVS operation of all primary switches, and variable output regulation capability by the phase- shifted control signal. A full bridge PWM converter permits all switching devices to operate under Zero Voltage Switching (ZVS) by using circuit parasitic to achieve resonant switching. To achieve ZVS, the two legs of the bridge are operated with a phase shift. This operation allows a resonant discharge of the output capacitance of the MOSFETs and consequently forces the conduction of each MOSFET’s antiparallel diode prior to the conduction of the MOSFET [2].

The proposed switching control technique [3] controls the full- bridge converter by pulse width modulated (PWM) switching technique under light-load condition and burst PWM switching method under standby condition. However, such a converter has several serious problems. The ZVS range of lagging-leg switches is very narrow under load variation. A new PSFB converter with maximum duty operation is proposed in [4]. The proposed converter eliminates freewheeling period by simply replacing the clamp diodes in the conventional converter with MOSFET switches and dividing primary turns into Np1 and Np2. A full-bridge dc/dc converter using a series boost capacitor (SBC) controlled by pulse-frequency modulation (PFM) is proposed in [5]. The proposed converter has a similar circuit configuration to the conventional series resonant converter (SRC). However, it uses a resonance between the magnetizing inductance Lm and the resonant capacitor C, whereas the SRC employs a resonance between the leakage inductance Ls and the resonant capacitor C. In high-output-voltage applications, a very large output inductor is required to reduce the large ripple current, which results in low power density and high cost [5].

In converter present in [6], it has advantages of the incorporating a saturable resonant inductor. The size of the saturable inductor is very small since magnetic material with very high permeability can be employed. However using a saturable reactor on the primary side to increase the ZVS range increase the amount of heat generated in the reactor thus making it bulky [7]. In converter presented in [8] and [9] it uses an auxiliary transformer winding to the ZVS PWM full-bridge converter to be in series with the resonant inductance. The introduced winding not only makes the clamping diode current decay rapidly and reduces the primary side conduction losses, but also can makes the current ripple of the output filter be smaller; hence the output filter capacitor can be reduced. Even though with all the said modifications it still has the drawback of a large output inductor when used for high output voltage applications and the current stress on all the switches is higher than the traditional PSFB converter due to the assistance of current source for a wide ZVS range which may even lead to increased conduction losses [10] - [14]. In paper presented in [15], [16] an improved current-doubler rectifier with coupled inductors is proposed. In comparison with the conventional current-doubler rectifier (CCDR) the component counts of the proposed rectifier are identical, while the proposed rectifier can adjust the turns ratio of the coupled inductor to extend the duty ratio range,
which can reduce the peak current through the isolation transformer and switches and can lower output current ripple. A ZVS and soft-commutating two transformer full-bridge PWM converter using the voltage ripple is proposed as shown in [17]. In the proposed converter, the ZVS operation of lagging leg is achieved along the whole load range using the energy stored in the magnetizing inductor of transformers. In PSFB converter with series-connected two transformers however due to the use of two transformers, the ZVS operation in the converters is achieved under entire load conditions. However, for ZCS operation and counter measures to side effects such as high secondary-voltage stress and primary-current overshoot, they require many additional components, which results in high cost and a complex structure [18], [19].

The active clamp method [20]-[23] can solve the efficiency degradation problem and the voltage overshoot can be clamped, but it increases system complexity and degrades system reliability. A novel Energy Recovery Clamp Circuit (ERCC) employs a simple auxiliary circuit in which neither lossy components nor active switches are used. Therefore, the efficiency and reliability of the dc–dc converter can be improved with this ERCC. But using IGBTs to suit ZCS operation precludes the use of high switching frequency to realize smaller magnetic components and capacitors. Also, its large output inductor in high-voltage applications is an additional drawback.

PSFB converters with the ZVS capability in a wide load range and reduced output filter was presented in [24]. It is well suited for applications in the range of a few hundred watts to a few kilowatts. It is essentially a hybrid combination of an uncontrolled half-bridge section and a phase-shift controlled full-bridge section, realized with just four switches. The main features of the proposed topology are zero-voltage-switching down to no-load without serious conduction loss penalty, constant frequency operation and near-ideal filter waveforms. The improved filter waveforms result in significant savings in the input and output filter requirement, resulting in high power-density. The new topology requires two transformers and two dc-bypass capacitors. The combined VA rating of the two transformers is more than that of the single transformer of conventional full-bridge converters, for variable-input applications. But the primary circulating current is still in the controlled full-bridge inverter. The PSFB converter designed for server power system can always operate with a maximum duty cycle under all line conditions. This operation minimizes the circulating current and reduces the filter requirement. Yet, two additional main switches in the primary side increase the cost and circuit complexity.

If the converter presented in [25] is to be modified than we can achieve its implementations on various applications. The existing circuit topology has few drawbacks when used for applications that require output voltage variation like primary conduction losses, large circulating current exists on the primary side during the freewheeling period. Beside, the size of the output filter is highly increased due to small duty operation and it results in low power density and high cost.

II. DESCRIPTION OF THE PROPOSED CIRCUIT

The circuit diagram of the proposed converter. As shown in Fig. 1, the proposed converter is composed of two Phase Shift Full Bridge converters PSFB1 and PSFB2 that are placed in parallel on the primary side. One of PSFB converters PSFB1 consists of switches S1, S2, S3, S4 and a transformer T1. The other converter PSFB2 consists of switches S5, S6, S7, S8, a small capacitor, Cb and a transformer T2. Both PSFB converters share switches S2 and S3. In order to eliminate the circulating current of T2, Cb is connected in series with T2 as shown in Fig. 1.4. Due to the voltage across this capacitor, which is called the boost capacitor, the circulating current of T2 is reset during the freewheeling period. In the secondary side, both main transformers T1 and T2 are connected in series and a full-bridge rectifier consisting of D1, D2, D3, D4 and low voltage diodes D13 and D14.

OPERATING PRINCIPLE

In order to illustrate the operation of the proposed converter, several assumptions are made:

1) All switches are ideal except for output capacitor, Coss and the internal antiparallel diode of it.
2) The output inductor L0 is large enough to be considered as a constant current source during a switching period.
3) The blocking capacitor Cb is large enough to be considered as a constant voltage source of Vp/2.
4) The output capacitor Co is large enough to be considered as a constant voltage source of Vp.
5) The magnetizing inductance Lm of the transformer T2 is large enough to ignore the effect of the magnetizing current during a switching period.
6) The main switches are all MOSFETs with parasitic diodes of D15, D16, D17 and D18.
7) The output capacitances of all MOSFETs have the same capacitance of Coss.
8) The transformers of T1 and T2 have the same turns ratio of n = Ns/Np = Ns/Np.

The switching period is in 2 half cycles i.e., (t0–tA) and (tB–t8). Due to the symmetrical operation of the converter only one half cycle is discussed.

Mode 1 (t0 to tA):- Switches S1, S2 and S3 are ON in this mode and the remaining switches are OFF. During this mode, positive input voltage Vs is applied to the primary voltage vps(t) of T1 i.e., vps(t) = Vs and the voltage vcb(t) is applied to the primary voltage vps(t) of T2 as vps(t) = vcb(t). Since iac(t) charges the boost capacitor Cb, the voltage vcb (t) of Cb is linearly increased in this mode. The energy stored in transformers T1 and T2 is transferred to the output through D1 and D2. The output voltage of rectifier stage vosa(t) is the sum of reflected voltage vosa(t) of T1 and reflected voltage vosa2(t) of T2.
\[ V_{rec} = n \left(V_s - 0.5 \cdot V_{CB}\right) \]

**Mode 2 (t₁ to t₂):** At time \( t₁ \), \( S₁ \) is turned OFF. The output capacitors \( C_{os} \) of switches \( S₁ \) and \( S₂ \) are linearly charged and discharged, respectively, by the energy stored in the output inductor \( L₁ \). \( v_{rec}(t) \) is linearly decreased to zero and the primary \( v_{pri1}(t) \) is continuously maintained at \( V_s \).

\[ v_{pri2}(t) = 0 \]
\[ v_{pri1}(t) = V_s \]
Hence, \( v_{sec2}(t) \) is decreased to zero voltage.

**Mode 3 (t₂ to t₃):** Switch \( S₂ \) is turned ON. \( v_{pri1}(t) \) is still maintained at \( V_s \) during this mode. Hence, \( v_{sec}(t) \) is maintained at \( 0.5nV \), and \( i_{pri}(t) \) is continuously increased. During mode 3, since the commutation between \( D₂ \) and \( D₆ \) is progressed, total \( V_a(t) \) is applied to \( L_{lk2} \) and \( i_{pri2}(t) \) starts to decrease rapidly.

\[ v_{pri1}(t) = V_s \]
\[ v_{sec}(t) = 0.5nV \]
\[ V_b = \frac{1}{C_b} \int i_{pri2} \]

**Mode 4 (t₃ to t₄):** When the commutation between \( D₁ \) and \( D₂ \) is completed, mode 4 begins. Since \( i_{sec2}(t) \) is in the zero state, the input power is transferred to the output stage through only \( T₁,D₁ \) and \( D₂ \). The voltage of boost capacitor \( v_{b}(t) \) remains its maximum value and the secondary voltage \( v_{sec2}(t) \) of \( T₂ \) is decreased.

\[ V_b = \frac{1}{C_b} \int i_{pri2} \]

**Mode 5 (t₄ to t₅):** At time \( t₄ \), \( S₁ \) and \( S₂ \) are turned OFF and mode 6 begins. Since \( v_{sec1}(t) \) remains in the positive side. The output current still flows through \( T₁ \), \( D₁ \) and \( D₂ \) during this mode. Hence, \( C_{os} \) of \( S₁ \), \( S₂ \), \( S₃ \) and \( S₄ \) are linearly charged and discharged, respectively.

**Mode 6 (t₅ to t₆):** When the sum of \( v_{sec2}(t) \) and \( v_{sec1}(t) \) reaches at zero voltage, mode 6 starts. At time \( t₅ \), \( D₂ \) starts to conduct and the commutation between \( D₃ \) and \( D₄ \) is progressed. The \( C_{os} \) of \( S₁ \), \( S₂ \), \( S₃ \) and \( S₄ \) is charged and discharged, respectively.

\[ Z_o = \sqrt{\frac{L_{lk1}+L_{lk2}}{4C_{os}}} \quad \text{and} \quad w_o = \frac{1}{\sqrt{4(L_{lk1}+L_{lk2})C_{os}}} \]
\[ i_{pri1} = 1 - Z_o \cos(w_o) \]
\[ i_{pri2} = -Z_o \cos(w_o) \]
\[ V_p = 2i_{pri1} Z_o \sin(w_o) \]
\[ V_p = 2i_{pri2} Z_o \sin(w_o) \]

**Mode 7 (t₆ to t₇):** After \( v_{sec2}(t) \) and \( v_{pri1}(t) \) reach \( -V_s \), the antiparallel diode of \( S₁ \) and antiparallel diode of \( S₄ \) start to conduct. The ZVS operation of \( S₃ \) and \( S₄ \) is achieved. During this mode, the commutation between \( D₁ \) and \( D₃ \) is still progressed. The sum of the input voltage \( V_s \) and divided voltage of \( V_b \) is applied to both leakage inductor \( L_{lk1} \) of \( T₁ \) and leakage inductor \( L_{lk2} \) of \( T₂ \) so that \( i_{pri1}(t) \) and \( i_{pri2}(t) \) are rapidly decreased to the negative side.

\[ i_{pri1} = -\frac{V_{lk1}}{L_{lk1}} \]
\[ i_{pri2} = -\frac{V_{lk2}}{L_{lk2}} \]

**Mode 8 (t₇ to t₈):** At this time, since the commutation between \( D₃ \) and \( D₆ \) is progressed, \( V_s \) is applied to the \( L_{lk1} \) and \( i_{sec1}(t) \) is continuously decreased to the negative side. The negative...
Fig 2: - Key operating waveform during various mode.

Fig 4: - Mode 2 (t_1 to t_2)

Fig 6: - Mode 4 (t_3 to t_4)

Fig 8: - Mode 6 (t_5 to t_6)

Fig 9: - Mode 7 (t_6 to t_7)

Fig 10: - Mode 8 (t_7 to t_8)

voltage $-V_s + v_B(t)$ is applied to $v_{pc2}(t)$. The input energy is transferred to the output through $T_2$, $S_5$, $S_6$, $D_6$ and $D_L$.

\[ i_{pc1} = \frac{V_s}{L R_1} \]

\[ i_{pc2} = 0.5nI_o \]

\[ v_{pc2} = -V_i + v_B \]
IV. DESIGN CONSIDERATION

1. Choose $D_{\text{max}}$. $D_{\text{max}}$ should be chosen as large values as possible in order to maximize ($N_p/N_S$) and for the reduction of conduction losses.

2. Choose $V_{\text{sec}}$. The minimum value should be chosen to maximize ($N_p/N_S$). When ($N_p/N_S$) is increased, it reduces the primary current and increasing the leakage inductor value. The initial choice of $V_{\text{sec}}$ is somewhat arbitrary and the final value is obtained after several iteration. $V_{\text{sec}}$ should satisfy,

$$V_{\text{sec}} \geq \frac{V_{\text{out}}}{D_{\text{max}}}$$

3. Voltage Conversion Ratio:- The voltage conversion ratio of the proposed converter without considering the effect of boost capacitor can be expressed by averaging the rectifier output voltage.

$$M = \frac{V_o}{V_s} = (D + 0.5) n$$

The voltage conversion ratio of the proposed converter at dual full-bridge mode without considering the effect of the boost capacitor is the same as that of the circuit in [24]. However, when considering the effect of the boost capacitor, the turns ratio of transformer $T_2$ can be slightly changed. The voltage conversion ratio of the proposed converter can be slightly increased and turns ratio of transformer $T_2$ can be designed as a smaller value [26].

$$C_B \geq \frac{T_{Io} D_{m}}{4V_s}$$

4. A full-bridge rectifier is employed on the secondary side. However, due to the oscillation of parasitic circuit elements the rectifier diodes still suffer from high voltage stress. Therefore, a high-voltage-rated diode has to be used for the rectifier stage. In the rectifier stage of the proposed converter, the diodes $D_5$ and $D_6$ are placed at the midpoint of both transformers $T_1$ and $T_2$ with a full-bridge rectifier.

5. The magnetizing inductor $L_{m1}$ of $T_1$ is designed as a small value, increased magnetizing current can increase the conduction loss of primary components, the effect of magnetizing current on primary RMS current is negligible at heavy load condition as already discussed in [25] and the leakage inductor is given by,

$$\frac{1}{2} L_{\text{lk2}} (nI_o)^2 \geq 1.33 C \cos (0.5V_s)^2$$

6. The voltage across the output inductor is given by ($nV_sV_o$) ($V_s/nV_o$) - 0.5 and the change of the converter that is flowing through the inductor is $\Delta I_{lo}$. The value of the output inductor filter is given by,

$$L_o = \frac{nV_s - V_o}{A_{\Delta Io}} \left(\frac{V_o}{nV_s} - 0.5\right) \frac{1}{f}$$

V. SIMULATION:-

The figure below shows the circuit arrangement of fig 1 in MATLAB simulation package. The performance of the proposed converter is verified for the input DC voltage of 350 V and the dc output of 205 V is obtained.

![Fig 11: Circuit Arrangement in MATLAB Simulation Package](image)

<table>
<thead>
<tr>
<th>SPECIFICATION</th>
</tr>
</thead>
<tbody>
<tr>
<td>PARAMETERS</td>
</tr>
<tr>
<td>Input DC Voltage</td>
</tr>
<tr>
<td>Switching Frequency</td>
</tr>
<tr>
<td>Output Power, $P_o$</td>
</tr>
<tr>
<td>Output Inductor, $L_o$</td>
</tr>
<tr>
<td>Output Capacitor, $C_o$</td>
</tr>
<tr>
<td>$C_B$</td>
</tr>
<tr>
<td>$L_{\text{lk1}}$</td>
</tr>
<tr>
<td>$L_{\text{lk2}}$</td>
</tr>
<tr>
<td>$L_{\text{M1}}$</td>
</tr>
<tr>
<td>$L_{\text{M2}}$</td>
</tr>
</tbody>
</table>

**Fig 12: Component lists**

**SIMULATION RESULTS**

The simulation of the proposed converter was verified using MATLAB-SIMULINK, a simulation software widely used. The simulations shown below represent the various quantities as mentioned below.

![Fig. 13:- Primary current of transformer $T_1$ and transformer $T_2$. Scale: X-axis:- Time (Each division = 0.00001 sec) Y-axis:- Magnitude (Each Block = 2 A)](image)
The primary current of transformer T1 and transformer T2 are denoted by solid and dotted lines respectively, as shown above. Mode 1 results in increase of the transformer T1 primary voltage, likewise the primary current of transformer T1 increases till mode 5 and then decreases till mode 8 and then the symmetric operations occurs thereafter, while the primary current of transformer T2 increases in negative side and as the voltage across primary of the transformer T2 goes to positive side, the current also becomes positive.

Fig. 14: Primary transformer voltage of T1 and T2

Scale: X-axis: Time (1 division= 0.00001), Y-axis: Magnitude (Each Block= 100 V)

The primary voltage of transformer T1 and transformer T2 are denoted by solid and dotted lines respectively, as shown above. The figure above shows the waveform of primary transformer voltage of T1 and T2. As we have already discussed the waveform of primary current to transformer T2, so as long as the current in the primary winding of the transformer T2 is positive, the voltage across it is also positive. Likewise, when the current in the primary winding of the transformer T2 is negative it is seen the voltage of the transformer also to be negative. Same goes with transformer T1.

Fig. 15: Waveform of secondary voltages of the transformers

Scale: X-axis: Time (Each division=0.0001 sec) Y-axis: Magnitude (Each Block= 50 V)

The waveform shown above is the waveform of secondary voltage of transformer T1 and transformer T2. The secondary voltage of transformer T1 and transformer T2 are represented by Solid and Dotted lines respectively, as shown above in the figure. As long as the voltage across the transformer T1 and transformer T2 remains positive values the secondary voltage also remains positive and the same happens when the voltage of the transformers goes to its negative value. Maximum value of secondary voltage of transformer T1 and transformer T2 is nV, i.e., 154 Volts.

Fig 16: Waveform of output voltage.

Scale: X-axis: Time (Each division=0.002 sec) Y-axis: Magnitude (Each Block= 50 V)

The figure above shows the simulation results of output voltage of the proposed converter for the input DC voltage of 350 V. The output voltage is 205 V. Similarly the output current waveform is shown below with the same value of load. The current obtained is 5 A direct current.

Fig 17: Waveform of output current.

Scale: X-axis: Time (Each division=0.005 sec) Y-axis: Magnitude (Each Block= 2 A)

APPLICATIONS

- Used in hybrid vehicle system that use high voltage starter/generator.
- Used in Telephone exchange communication.
- Used in street LED lightening, 48V.
- Used in SMPS power supplies for Desktop, LED TV, LCD displays.
- Used in Industrial control and Process control instrument set up.
- Used in telecom applications – 230V/48V.
- Used in high power applications and various applications that uses high DC current and DC voltage.
CONCLUSION
A new three legged DC/DC converter with reduced circulating current, small output filter, and low conduction loss of the rectifier diode for high DC current and a wide DC voltage application is proposed. Connecting a capacitor in series with one transformer T2, it is seen that the circulating current is greatly reduced. The ZVS operation of all switches is well achieved even though the circulating current is reduced. The waveform of the rectifier output voltage is improved with size reduction of the output inductor. Since the load current is distributed to the additional low voltage rated diode, the reduction in the secondary conduction loss in the proposed topology is seen. With all these advantages, it results greatly in improvement of efficiency over wide output voltage. Therefore, the proposed converter has advantages and is suitable for a wide output voltage applications as mentioned earlier.

REFERENCES