A Novel Turbo Decoder Architecture for High Throughput WSN using LUT-log BCJR Algorithm

Parvathy M

aResearch Scholar, NICE University, Thuckalay

Dr. Ganesan. R

bProfessor, NICE University, Thuckalay

Abstract

This review paper depicts the aspects of implementing a Turbo decoder for high throughput with depth information. In this paper FPGA architecture of enabling two operating decoders at the same time interval. This simple yet effective modification yields almost doubled throughput results compared to the single BCJR decoder. The review paper surveys the various works in Turbo decoder architecture, and its hardware implementation using FPGA

KEYWORDS: Turbo decoder, FPGA, LUT-log BCJR, ACS Unit.

1. Introduction

WIRELESS SENSOR NETWORKs (WSNs) can be considered to be energy constrained wireless scenarios, since the sensors are operated for extended periods of time, while relying on batteries that are small, lightweight and inexpensive.

Recent application-specific integrated circuit (ASIC)-based turbo decoder architectures [5]–[7] have been designed for achieving a high transmission throughput, rather than for a low transmission energy. For example, turbo codes have facilitated transmission throughputs in excess of 50 Mbit/s in cellular standards, such as the 3rd Generation Partnership Project 3GPP Long Term Evolution (LTE) and recent ASIC turbo decoder architectures have been designed for throughputs that are in excess of 100 Mbit/s [5], [6]. This has been achieved by employing the Max-Log-BCJR turbo decoding algorithm, which is a low-complexity approximation of the optimal Logarithmic Bahl-Cocke-Jelinek-Raviv (Log-BCJR) algorithm [8]. The Max-Log-BCJR algorithm appears to lend itself to both high-throughput scenarios, as well as to the above-mentioned energy-constrained scenarios. This is because a low turbo decoder energy consumption is implied by Max-Log-BCJR algorithm’s low complexity.

However, this is achieved at the cost of degrading the coding gain by 0.5 dB compared to the optimal Log-BCJR algorithm [9], increasing the required transmission energy by 10%. As we shall demonstrate in Section IV, this disadvantage of the Max-Log-BCJR outweighs its attractively low complexity, when optimizing the overall energy consumption of sensor nodes that are separated by dozens of meters.

This motivates the employment of the lookup-table-log-BCJR (LUT-Log-BCJR) algorithm [8] in energy-constrained scenarios, since it approximates the optimal Log-BCJR more closely than the Max-Log-BCJR and therefore does not suffer from the associated coding gain degradation. However, to the best of our knowledge, no LUT-Log-BCJR ASICs have been specifically designed for energy-constrained scenarios.
Previous LUT-Log-BCJR turbo decoder designs [10]–[13] were developed as a part of the on-going drive for higher and higher processing throughputs, although their throughputs have since been eclipsed by the Max-Log-BCJR architectures. This opens the door for a new generation of LUT-Log-BCJR ASICs that exchange processing throughput for energy efficiency.

In order to implement an efficient turbo decoder, a suitable decoding algorithm has to be chosen. Turbo codes have been originally implemented with BCJR (Bahl, Cocke, Jelinek, Raviv) [2] algorithm. However, this algorithm performs complex mathematical operations such as multiplication, division and logarithmic calculations. Therefore, engineers have avoided implementing this complex algorithm and preferred the sub-optimal derivatives of the BCJR (MAP) algorithm such as the Log-MAP and the Max-Log-MAP algorithms which are much simpler to implement but yield worse BER performances [3].

With the advent of the technology, it is possible to implement the BCJR algorithm on a single FPGA. The details of this approach and detailed information about turbo encoders and decoders are given in [4].

2. Literature survey

Many recent works in this axis have been reported in literature survey.

In 2013, Design and Implementation of a High Speed MAP Decoder Architecture for Turbo Decoding by Shrestha, R.; Paily, R Maximum says, a posteriori probability (MAP) decoder is an integral part of the most exciting error correcting turbo decoders. A high speed architecture for MAP decoder is an essential entity for the design of high throughput turbo decoder which is widely used in the recent wireless communication standards. A new sliding window approach for the Bahl-Cocke-Jelinek-Raviv (BCJR) algorithm used in the design of MAP decoder. An architecture for MAP decoder is also included. The proposed MAP decoder architecture is implemented on field programmable gate array (FPGA). The proposed MAP decoder operates at a maximum frequency of 346 MHz and is compared with the state of the art implementations of MAP decoder. Finally, the bit error rate (BER) performance of an implemented MAP decoder in a communication environment is measured.

In 2011 Christoph Studer [6] proposed a design and implementation aspects of parallel turbo-decoders that reach the 326.4Mb/s LTE peak data-rate using multiple soft-input soft-output decoders that operate in parallel. To highlight the effectiveness of his design-approach, he realized a 3.57mm² radix-4-based 8x parallel turbo-decoder ASIC in 0.13 µm CMOS technology achieving 390Mb/s. He furthermore detail a radix-4-based SISO decoder architecture that enables high-throughput turbo-decoding. As a proof-of-concept, he show an 8x parallel ASIC prototype achieving the LTE peak data-rate and the 100Mb/s milestone at low power, and finally compare the key characteristics to that of other measured turbo-decoder ASICs.

In 2010 Matthias May [5] has presented a 3GPP LTE compliant Turbo code decoder which provides a throughput of 150Mbit/s at 6.5 decoding iterations and 300MHz clock frequency with a power consumption of about 300mW. The decoder has been integrated in an industrial SDR chip in 65 nm low power CMOS process. The architecture has a very good scalability for further throughput demands. Special emphasis was put on the problem of acquisition in highly punctured LTE Turbo codes with code rates up to 0.95. We considerably reduced the high acquisition length needed for this code rate by implementing NII in addition to the acquisition.

In January 2009 C. Benkeser, A. Burg, T. Cupaiuolo, and Q. Huang, in proposed in their paper Design and optimization of an HSDPA turbo decoder ASIC that, The turbo decoder is the most challenging component in a digital HSDPA receiver in terms of computation requirement and power consumption, where large block size and recursive algorithm prevent pipelining or parallelism. High-Speed Downlink Packet Access (HSDPA) is an enhanced 3G (third-
Mobile telecommunications protocol in the High-Speed Packet Access (HSPA) family, also dubbed 3.5G, 3G+ or turbo 3G, which allows networks based on Universal Mobile Telecommunications System (UMTS) to have higher data-transfer speeds and capacity. which does not sacrifice performance but significantly increases the throughput of the decoding process compared with existing methods. Finally, a novel error detection method, taking advantage a set of decoding metrics (DMs), is developed to reduce the number of cyclic redundancy check (CRC) bits used for error detection. Concluded their work by saving transmission throughput up to 12%, and 21.5% for the energy consumption of the turbo decoder when a frame size of 49 is used.

F.-M. Li, C.-H. Lin, and A.-Y. Wu, “Unified convolutional/turbo decoder design using tile-based timing analysis of VA/MAP kernel, Oct. 2008 put forward that For the design of a unified Convolutional/Turbo decoder Convolutional code and Turbo code may co-exist to satisfy the advanced forward-error-correction (FEC). Here we analyze the timing charts of both the Viterbi algorithm and the MAP algorithm for the introduction of three techniques, including Distribution, Pointer, and Parallel schemes. They can be used as flexible tools in timing-chart analysis to either reduce memory size or to increase throughput rate. Again a tile-based methodology was proposed to analyze the key features of timing charts, such as computing/memory units and hardware utilization. On the basis of the timing analysis, developed a VA/MAP timing chart that has three modes (VA mode, MAP mode, and concurrent VA/MAP mode) by complementing the idle time of both VA and MAP decoding procedures. The new combined timing analysis helps us for constructing unified component decoder with near 100% utilization rate of the processing element (PE) in both VA/MAP decoding functions. triple-mode FEC kernel that can perform both Convolutional/Turbo decoding functions seamlessly for different communication systems. By integrating the FEC kernel with different size of memory, they constructed four types of FEC decoders for different application scenarios, such as 1) standalone Convolutional decoder (VA mode); 2)
standalone Turbo decoder (MAP mode); 3) dual-mode Convolutional/Turbo decoder (VA mode and MAP mode); prototyping FEC kernel processor that is compliant to 3GPP standard is verified in TSMC 0.18-mum CMOS process in the type of triple-mode FEC decoder.

L. Hanzo, J. P. Woodard, and P. Robertson, “Turbo decoding and detection for wireless applications June. 2007.suggested about the importance of historical perspective of turbo coding and turbo transceivers inspired by the generic turbo principles from Shannon's visionary predictions. They reviewed about the classic maximum a posteriori probability decoder. These discussions are followed by studying the effect of a range of system parameters in a systematic fashion, in order to gauge their performance ramifications. Then they focused on the family of iterative receivers designed for wireless communication systems, which were partly inspired by the invention of turbo codes. Concluded by highlighting the family of iteratively detected joint coding and modulation schemes, turbo equalization, concatenated space-time and channel coding arrangements, as well as multi-user detection and three-stage multimedia systems.

In the year 2007 High-SpeedRecursion Architectures for MAP-Based Turbo Decoders by Zhongfeng Wang said that the maximum a posterior probability (MAP) algorithm has been widely used in Turbo decoding for its outstanding performance. However, it is very challenging to design high-speed MAP decoders because of inherent recursive computations. This paper presents two novel high-speed recursion architectures for MAP-based Turbo decoders. Algorithmic transformation, approximation, and architectural optimization are incorporated in the proposed designs to reduce the critical path. Simulations show that neither of the proposed designs has observable decoding performance loss compared to the true MAP algorithm when applied in Turbo decoding. Synthesis results show that the proposed Radix-2 recursion architecture can achieve comparable processing speed to that of the state-of-the-art recursion (Radix-4) architecture with significantly lower complexity while they and 4) triple-mode Convolution/Turbo decoder (VA mode, MAP mode, and concurrent VA/MAP mode). Finally, a concluded by saying that the proposed Radix-4 architecture is 32% faster than the best existing design.

In June 2007 E. Boutillon, C. Douillard, and G. Montorsi, “Iterative decoding of con-catenated convolutional codes: Implementation issues proposed a new idea related to turbo decoders, where the term turbo generally refers to iterative decoders intended for parallel concatenated convolutional codes as well as for serial concatenated convolutional codes. The general structure of iterative decoders and the main features of the soft-input soft-output algorithm that forms the heart of iterative decoders. A soft-in soft-out (SISO) decoder is a type of soft-decision decoder used with error correcting codes. "Soft-in" refers to the fact that the incoming data may take on values other than 0 or 1, in order to indicate reliability. "Soft-out" refers to the fact that each bit in the decoded output also takes on a value indicating reliability. Typically, the soft output is used as the soft input to an outer decoder in a system using concatenated codes, or to modify the input to a further decoding iteration such as in the decoding of turbocodes.Examples include the BCJR algorithm and the soft output Viterbi algorithm. In this paper they put forward a very efficient parallel architectures available for all types of turbo decoders allowing high-speed implementations. The proposed work includes implementation aspects like quantization issues and stopping rules used in conjunction with buffering for increasing throughput are considered. Finally, they concluded by an evaluation of the complexities of the turbo decoders as a function of the main parameters of the code.

N. Sadeghi, S. Howard, S. Kasnavi, K. I. V. C. Gaudet, and C. Schlegel, “Analysis of error control code use in ultra-low-power wireless sensor networks,” 2006, suggested the importance of high speed wireless sensor networks in the field of industrial, medicine ,environmental and security scenerios. For limited embedded battery lifetime, ultra-low-power circuitry is needed in the sensor and processors for
increased transmission rates. Error control coding (ECC) potentially reduce the required transmit power for reliable communication, higher decoder complexity increases the required processing energy. Above idea is used to analyze the importance of ECC in high transmission power systems. The four most energy efficient decoders are analog decoders. The best analog decoder becomes energy-efficient at about 1/4 the distance of the best digital implementation.

In March 2005 D. Vogrig, A. Gerosa, A. Neviani, A. Graell i Amat, G. Montorsi, S. Benedetto, “A 0-35-μm CMOS Analog Turbo Decoder for the 40-bit Rate 1/3 UMTS Channel Code suggested the prototype is fully integrated in a three-metal double-poly 0.35-μm CMOS technology, and includes an I/O interface that maximizes the decoder throughput. They first reported prototype of an analog decoder for a realistic error-correcting code with the help of CMOS technologies. They concluded saying that decoder was successfully tested at the maximum data rate defined in the standard (2 Mb/s), with an overall power consumption of 10.3 mW at 3.3 V, going down to 7.6 mW with the decoder core operated at 2 V, and an extremely low energy per decoded bit and trellis state (0.85 nJ) for the decoder core alone.

In 2005 Dobkin, R., Peleg M, Ginosar, R. in their paper “Parallel interleaver design and VLSI architecture for low-latency MAP turbo decoders” described about the Standard VLSI implementations of turbo decoding require substantial memory and incur a long latency, which cannot be tolerated in some applications. A parallel VLSI architecture for low-latency turbo decoding, comprising multiple single-input single-output (SISO) elements, operating jointly on one turbo-coded block, is presented and compared to sequential architectures. A parallel interleaver is essential to process multiple concurrent SISO outputs. A novel parallel interleaver and an algorithm for its design are presented, achieving the same error correction performance as the standard architecture. Concluded that Latency is reduced up to 20 times and throughput for large blocks is increased up to six-fold relative to sequential decoders, using the same silicon area, and achieving a very high coding gain. The parallel architecture scales favorably: latency and throughput are improved with increased block size and chip area.

In 2004 Thul, Michael J, Wehn, N. “FPGA implementation of parallel turbo decoders” Wireless communication penetrates more and more areas of our everyday lives. Turbo-codes provide good forward-error correction to improve the data transfer reliability. They are used in current standards and future system designers consider them promising candidates. Dedicated hardware, however, is too expensive to use in a new and still rapidly changing system; due to the nonrecurring engineering and mask costs. In this paper, we therefore present a scalable turbo-decoder architecture targeted towards FPGA implementation for low-volume devices. It allows to optimally exploit the given hardware resources on FPGA to match the desired system throughput. Our design is ported to the Xilinx Virtex-II family. On the Virtex-II 3000, we achieve a maximum throughput of 26 Mbit/s at 84 MHz with a latency of 185 μs.

In 2003 M. Bickerstaff [11] proposed a radix-4 log MAP turbo decoder for high-speed 3G mobile data terminals. It processes 3GPP data streams including High Speed Downlink Packet Access (HSDPA) [1] with up to 16 decoder iterations. Higher user data rates, up to 24 Mbit/s, are supported with 3GPP compliant interleaving. The LogMAP core processes two received symbols per clock cycle using a windowed radix-4 architecture doubling the throughput for a given clock rate over a similar radix-2 architecture. A reduced complexity radix-4 log sum unit combines fast operation with only 0.04dB turbo decoding loss. The chip is fabricated in 0.18μm CMOS, operates at a peak clock frequency of 145MHz at 1.8V and dissipates 956mW when decoding continuous 10.8 Mbit/s HSDPA data streams. Power is reduced using the 1/2 iteration Hard Decision Assisted (HDA) stopping criteria [2] (to as low as 189mW for 10.8 Mbit/s). The rate 1/3 decoder has an energy efficiency of 10.0 nJ/b/iteration.
In AUG 2003, an efficient hardware interleaver for 3G turbo decoding by Ampadu, P.; Cornell Broadband Commun. Res. Labs., Ithaca, NY, USA; Kornegay, K. described an energy efficient approach for VLSI implementation of the 3rd generation partnership project (3GPP) turbo coding interleaver algorithm. Unlike previous implementations, this interleaver uses a two-stage dedicated hardware data path that exploits the iterative nature of the decoding process, to compute addresses on the fly, eliminating the overhead associated with programmable processors and pre-computed address storage. By separating the interleaving process into two stages, the prescribed architecture allows the preparatory phase to be turned off during iterations, while the decoder engages only the real-time address computation phase, further reducing power consumption.

In 2002, M. A. Bickerstaff, D. Garrett, T. Prokop, C. Thomas, B. Widdup, G. Zhou, L. M. Davis, G. Woodward, C. Nicol, and R.-H. Yan suggested in their paper a unified turbo/Viterbi channel decoder for 3GPP mobile wireless in 0.18-μm six-layer metal CMOS technology, has an active area of 9 mm², and has a peak clock frequency of 110.8 MHz at 1.8 V (nominal). The power consumption is 306 mW when turbo decoding a 2-Mb/s data stream with ten iterations per block and eight voice calls simultaneously.

In 2002, G. Masera, M. Mazza, G. Piccinini, F. Viglione, and M. Zamboni, in their article “Architectural strategies for low-power VLSI turbo decoders,” proposed that the use of “turbo codes” has been proposed for several applications, including the development of wireless systems, where highly reliable transmission is required at very low signal-to-noise ratios (SNR). In the last years extracting best coding gains has been deeply investigated. Implementing all these things in a hardware is the most difficult thing mainly due to the iterative nature of the decoding process, which demands an operating frequency much higher than the data rate. In the case of wireless applications, the design constraints became even more complex due to the low-cost and low-power requirements. The proposed work first presents a new architecture for the decoder core with improved area and power dissipation properties. Later they also include partitioning techniques to reduce the power consumption of the decoder memories. Conclusion is that most of the power is dissipated by the large RAM units required by the decoder, so the described technique is very efficient: an average power saving of 70% with an area overhead of 23% has been obtained on a set of analyzed architectures.
Chun ling kei, wai ho mow “A class of switching turbo decoders against severe snr mismatch” in the year 2002 describes in mobile communication applications, the fading channel characteristics may vary very rapidly, resulting in a severe SNR mismatch in the receiver. On one hand, the performance of Log-MAP-based turbo decoder degrades significantly in the presence of large SNR underestimation errors. On the other hand, the very robust Max-Log-MAP-based turbo decoder has a SNR loss of about 0.5 dB relative to the former decoder in the absence of SNR mismatch. In this work, we propose a class of switching turbo decoders each specified by a parameter S, which can be selected to compromise the performance without SNR mismatch for the robustness against severe SNR mismatch. Results demonstrate that by choosing a proper value of S, it is possible to obtain a switching turbo decoder which is not only robust against severe SNR mismatch but also performs reasonably well compared to the Log-MAP-based turbo decoder without SNR mismatch. In addition, the switching operation can be easily implemented by turning off all the correction term related operations in the Log-MAP component decoder. In order to further increase the robustness of the decoder, an auto-switching decoder is also proposed, which will automatically switch from Log-MAP to MAX-Log-MAP. Finally, it is anticipated that the proposed scheme can be fruitfully applied to the serial concatenated convolutional codes.

Chien-Ming WuMing-Der Shieh ; Chien-Hsing Wu “Memory arrangements in turbo decoders using sliding-window BCJR algorithm” Turbo coding is a powerful encoding and decoding technique that can provide highly reliable data transmission at extremely low signal-to-noise ratios. According to the computational complexity of the employed decoding algorithm, the realization of turbo decoders usually takes a large amount of memory spaces and potentially long decoding delay. Therefore, an efficient memory management strategy becomes one of the key factors toward successfully designing turbo decoders. This paper focuses on the development of general formulas for efficient turbo decoders. The results thus provide useful and general information on practical implementations of turbo decoders complexity with only a negligible loss in BER performance.

In 2001 M. C. Valenti and J. Sun, “The UMTS turbo code and an efficient decoder implementation suitable for software-defined radios,” suggested some critical. Our simulation implementation issues involved in the development of a turbo decoder, using the UMTS specification as a concrete example. Assumption is that whether the decoder is to be implemented in software or hardware or both possible. Three twists on the decoding algorithm are proposed: (1) a linear approximation of the correction function used by the max* operator which reduces number of adopted processors. (2) a method for normalizing the backward recursion which yields a 12.5% savings in memory usage; and (3) a simple method for halting the decoder iterations based only on the log-likelihood ratios. They concluded by working on these parameters.

In 2001 Feb., C.Schurgers, F. Catthoor, and M. Engels, paper “Memory optimization of MAP turbo decoder algorithms,” suggested that Turbo codes are the most recent breakthrough in coding theory. However, the decoder's implementation cost limits their incorporation in commercial systems. Although the decoding algorithm is highly data dominated, no true memory optimization study has been performed yet. Extensive and systematic investigation of different memory optimizations for the maximum a posteriori (MAP) class of decoding algorithms has been studied. It turns out that it is not possible to present one decoder structure as being optimal.
W.-P. Ang and H. K. Garg, “A new iterative channel estimator for the log-MAP & max-log-MAP turbo decoder in Rayleigh fading channel,” proposed in the year 2001 says that A new iterative channel estimator for turbo decoding over flat fading channel is studied using the optimum log-MAP turbo decoder and the reduced-complexity sub-optimum max-log-MAP turbo decoder. Initially, pilot symbols are used to estimate the complex channel gain and noise variance. After each decoding iteration, only the detected message bits are fed back to the channel estimator to improve the channel estimates. The moving average filter, the FIR filter and the FFT filter are studied and compared to the optimum Wiener filter. It is shown that under very slow fading rate of $f_d T_s = 0.005$, the various filters perform closely to one another. Under a faster fading rate of $f_d T_s = 0.02$, the FFT filter and FIR filter respectively achieved performance within about 1/2 dB and 1 dB of that achieved by the optimum Wiener filter for a BER of $3 \times 10^{-4}$.

“Decoding metrics and their applications in VLSI turbo decoders” Parhi, K.K., Zhongfeng Wang in 2000 implemented new ideas about a set of variables which can be easily computed in the course of iterative decoding of turbodecoders called decoding metrics (DMs) are introduced. According to the measured DMs after each iteration, a lot of information other than signal-to-noise ratio (SNR) in the received bits, such as how good/bad the current block is and how close the current iteration of decoding is to convergence, can be obtained. Detailed discussions are provided regarding why these variables are chosen. Based on the measured DMs after the first iteration, an approximate SNR-related variable can be obtained for MAP-based turbodecoders. Simulation results show that there is almost no performance degradation if approximated Lc values are used instead of exact values. It is also shown that adaptive decoding using DMs is more efficient than existing methods both in terms of hardware and latency. Other applications of DMs are pointed out at last.

In the year 2000 Zhongfeng Wang, Suzuki, H.; Parhi, K.K. “ Efficient approaches to improving performance of VLSI SOVA-based turbo decoders” put forward two VLSI applicable approaches to improving performance of soft-output Viterbi algorithm (SOVA)-based turbo decoders. In the first approach, a pseudo-median filter is employed to modify the soft outputs of each SOVA-based constituent decoder. Compared with conventional SOVA-based turbo decoders, an extra coding gain of 0.2 dB can be achieved for a wide range of target bit-error-rate (BER). In the second approach, an easily obtainable variable and a simple mapping function are used to avoid the complex computation of the scaling factor for extrinsic information in SOVA-based turbodecoders. An extra coding gain of 0.3 to 0.5 dB can be obtained in general. Conclusion is that this approach does not require signal-to-noise ratio (SNR) related information while the original method does.

Design of efficient high throughput pipelined parallel turbo decoder using QPP interleaver by Karim, S.M. put forward a novel energy efficient architecture for a turbo decoder using quadratic permutation polynomial (QPP) interleaver The Add Compare Select Offset (ACSO) unit of the maximum a posteriori probability (MAP) decoder, has been pipelined to a depth of four to reduce the critical path delay and increase the operating clock frequency and throughput as a consequence. The present turbo decoder architecture also benefits from a contention-free quadratic permutation polynomial (QPP) based interleaver, the complexity of which has been considerably reduced by judicious memory partitioning.
In 1997, P. Robertson, P. Hoeher, and E. Villebrun in their paper titled “Optimal and sub-optimal maximum a posteriori algorithms suitable for turbo decoding proposed that estimating the states or outputs of a Markov process, the symbol-by-symbol MAP algorithm is optimal. However, this algorithm, even in its recursive form, poses technical difficulties because of numerical representation problems, the necessity of nonlinear functions and a high number of additions and multiplications. MAP like algorithms operating in the logarithmic domain presented in the past solve the numerical problem and reduce the computational complexity, but are suboptimal especially at low SNR (a common example is the max-log-MAP because of its use of the max function).

A further simplification yields the soft-output Viterbi algorithm (SOVA). We present a log-MAP algorithm that avoids the approximations in the max-log-MAP algorithm and hence is equivalent to the true MAP, but without its major disadvantages. We compare point of view to illuminate their commonalities and differences. As a practical example forming the basis for simulations, we consider Turbo decoding, where recursive systematic convolutional component codes are decoded with the three algorithms, and we also demonstrate the practical suitability of the log-MAP by including quantization effects. The SOVA is, at 10⁻⁴, approximately 0.7 dB inferior to the (log-)MAP, the max-log-MAP lying roughly in between. We also present some complexity comparisons and conclude that the three algorithms increase in complexity in the order of their optimality.

High throughput low energy FEC/ARQ technique for short frame turbo codes put forward by Chi, Zhipei Zhongfeng Wang; Parhi, K.Kin the year 2009 focused how to protect the short frames using turbo decoding which is a challenging topic. At first they suggested a scalable and easily implementable interleaver design is proposed since good random interleaves for long frame as turbo codes are not guaranteed to perform well for short frames. Second, an efficient tail-biting encoding/decoding scheme is proposed, which does not sacrifice performance but significantly increases the throughput of the decoding process compared with existing methods. Finally, a novel error detection method, taking advantage a set of decoding metrics (DMs), is developed to reduce the number of cyclic redundancy check (CRC) bits used for error detection. Concluded their work by saving transmission throughput upto 12%, and 21.5% for the energy consumption of the turbo decoder when a frame size of 49 is used.

G. Raheli, Colavolpe, G. Ferrari R. “Non-coherent iterative (turbo) decoding” SEP 2000 mainly gives the idea about the non-coherent sequence detection schemes for coded linear and continuous phase modulations which deliver hard decisions by means of a Viterbi algorithm. The current trend in digital transmission systems is about iterative decoding algorithms. In The first solution has a structure similar to that of the well-known algorithm by Bahl et al. (1974), second is based on non-coherent sequence detection and a reduced-state soft-output Viterbi algorithm. Further applications to non-coherent iterative decoding of turbo codes and serially concatenated interleaved codes are also considered. The proposed non-coherent detection schemes exhibit moderate performance loss with respect to corresponding coherent schemes and are very robust to phase and frequency instabilities.

In 1998 A. J. Viterbi’s “An intuitive justification and a simplified implementation of the MAP decoder for convolutional codes said that (MAP) decoder is presented to a dual-maxima computation combined with forward and backward recursions of Viterbi algorithms. Conversely, if a correction term is added to the approximation, the exact MAP algorithm is recovered. They concluded by showing how the MAP decoder memory can be drastically reduced.
3. Algorithms and Methods in Turbo Decoder

A. Turbo encoder and decoder scheme using sliding window Technique

A turbo encoder comprises a parallel concatenation of two convolutional encoders, each of which has a structure comprising number of memory elements. For example, each encoder converts an uncoded bit sequence \( b_1 = \{b_{1,j}\}_{j=1}^{N} \) into the corresponding encoded bit sequence \( b_2 = \{b_{2,j}\}_{j=1}^{N} \), where \( N \) is the length of the input bit sequences. Fig. 1 depicts a turbo decoder [15],[16], which comprises a parallel concatenation of two decoders, that employ the LUT-Log-BCJR algorithm. Rather than operating on bits, each LUT-Log-BCJR decoder processes Logarithmic Likelihood Ratios (LLRs) where \( b' = \ln \left( \frac{P(b=0)}{P(b=1)} \right) \) quantifies the decoder’s confidence concerning its estimate of a bit from the bit sequences \( b_1 \) and \( b_2 \).

![Turbo Encoder and Decoder Scheme](image1)

**Fig 2.1 Turbo Encoder and Decoder Scheme.**

B. Convolutional LUT-LOG-BCJR Architecture

Each LUT-Log-BCJR decoder processes two a priori LLR sequences, which are converted into the extrinsic LLR sequence. This LLR sequence is iteratively exchanged with that generated by the other LUT-Log-BCJR decoder, used as the a priori LLR sequence in the next iteration. Fig. 2(a) depicts the conventional LUT-Log-BCJR architecture, which employs the sliding-window technique [18], [19] to generate the LLR sequence as the concatenation of equal-length sub-sequences. Each of these windows is generated separately, using a forward, a pre-backward and a backward recursion, as shown in Fig. 2. These three different recursions are performed concurrently for three different windows, as exemplified. This schedule results in the completion of the windows in their natural order, starting with that containing the first LLR and ending with the one containing the last LLR. The forward recursion of the LUT-Log-BCJR algorithm can be performed in two pipelined steps using the corresponding dedicated hardware components of Fig. 2(a).

![Conventional LUT-Log-BCJR Architecture](image2)

**Fig 2.2 Conventional LUT-Log-BCJR architecture,**

It achieves a high throughput, provided that it can be operated at a high clock frequency. However, the recursions involve calculations that must be performed in series. Therefore, conventional architectures typically employ additional hardware during synthesis to achieve a short critical path, a high clock frequency and a high throughput. In summary, efforts to slow down the conventional LUT-Log-BCJR architecture result in energy wastage, which cannot be avoided without completely redesigning the architect.
C. Previous Energy-Efficient LUT-Log-BCJR Architecture

Inspired by the analysis the proposed energy-efficient LUT-Log-BCJR architecture is shown in Fig. 3.

![Proposed Energy-Efficient LUT-Log-BCJR Architecture](image)

Unlike conventional architectures, it does not use separate dedicated hardware for the three recursions shown in Fig. 2. Instead, this architecture implements the entire algorithm using $2^m$ ACS units in parallel, each of which performs one ACS operation per clock cycle. This architecture employs a twin-level register structure to minimize the high energy-consuming main-memory access operations. At the first register level, each ACS unit is paired with a set of general purpose registers R1, R2, and R3. They store the result that is useful for the same ACS unit in consecutive cycles.

The second register level comprises REG bank 1 and REG bank 2 of Fig. 3, which are used to temporarily store the LUT-Log-BCJR variables between consecutive values of the bit index during the recursions decoding processes. The REG bank 1 contains priori LLR’s and some dummy registers. In REG bank 2 contains α, β or δ metrics. The main memory stores all the required priori LLR sequences and extrinsic LLR sequences during the decoding process and the α state metrics from the previous window, which facilitates the processing of the entire LUT-Log-BCJR algorithm. A fully parallel arrangement of an arbitrary number of ACS units of Fig. 3, it may be readily applied to any LUT Log-BCJR decoder.

In contrast to the different-length data paths of Fig 2(a), the identical $2^m$ parallel data paths shown in Fig. 3 have equal lengths, which avoid energy wastage. Here also the importance is given for the low throughput. But the main idea is to increase the throughput by doubling the ACS unit and at the same time reducing the number of clock cycles and increasing the total energy efficiency of the decoder.

4. Proposed Work

D. Doubling ACS unit

BCJR algorithm is a computationally complex algorithm. Implementing complex mathematical operations such as multiplication and division significantly increases the usage of hardware elements. Therefore, BCJR algorithm uses more hardware elements and runs slower on hardware due to its complex mathematical operations. The impact of this disadvantage is reduced by using look-up table for complex operations except multiplication.

From the literature survey of research works done in the area of turbo decoding, it is inferred that an efficient coding technique is needed. In this paper, we demonstrated that upon aiming for a high throughput, conventional LUT-Log-BCJR architectures may have wasteful designs requiring high chip areas and hence high energy consumptions. However, in energy-constrained applications, achieving a low energy consumption has a higher priority than having a high throughput. This motivated our low-complexity energy-efficient architecture, which achieves a low area and hence a low energy consumption by decomposing the LUT-Log-BCJR algorithm into its most fundamental ACS operations. It is clear that multiple decoders (as many as needed) can be inserted to the same platform and provided as a monolithic solution at reasonable costs. Power constraint applications where the desired BER is claimed at low SNR which means low power consumption.
Despite its superior BER performance, the proposed BCJR turbo decoder has a clear throughput disadvantage. For this reason the decoder has been duplicated. This is done by simply inserting another BCJR turbo decoder on the same FPGA platform, enabling two operating decoders at the same time interval. This simple yet effective modification yields almost doubled throughput results compared to the single BCJR decoder.

Applications where both throughput and BER are important design issues. In such a case the proposed approach can be used in parallel by using multiple turbo decoding engine which can provide very high throughput at an already provided low BER.

### Table 1

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Algorithm</td>
<td>LUT-log</td>
<td>LUT-log</td>
<td>LUT-log</td>
<td>LUT-log</td>
<td>Max-log</td>
<td>Max-log</td>
<td></td>
</tr>
<tr>
<td>Gate count</td>
<td>75k</td>
<td>85k</td>
<td>410k</td>
<td>65k</td>
<td>0</td>
<td>553k</td>
<td></td>
</tr>
<tr>
<td>Area(mm²)</td>
<td>0.35</td>
<td>9</td>
<td>14.5</td>
<td>8.2</td>
<td>2.1</td>
<td>3.57</td>
<td></td>
</tr>
<tr>
<td>Memory Required(kBit)</td>
<td>188</td>
<td>239</td>
<td>450</td>
<td>161</td>
<td>0</td>
<td>129</td>
<td></td>
</tr>
<tr>
<td>Clock frequency (MHz)</td>
<td>333</td>
<td>111</td>
<td>145</td>
<td>100</td>
<td>300</td>
<td>390.6</td>
<td></td>
</tr>
<tr>
<td>Throughput (Mbits/s)</td>
<td>1.03</td>
<td>2</td>
<td>10.8</td>
<td>4.17</td>
<td>150</td>
<td>390.6</td>
<td></td>
</tr>
<tr>
<td>Power Consumption (MW)</td>
<td>4.17</td>
<td>292</td>
<td>956</td>
<td>320</td>
<td>300</td>
<td>788.9</td>
<td></td>
</tr>
<tr>
<td>Supply voltage</td>
<td>1</td>
<td>1.8</td>
<td>1.8</td>
<td>1.8</td>
<td>0</td>
<td>1.2</td>
<td></td>
</tr>
<tr>
<td>Energy consumption</td>
<td>0.4</td>
<td>14.6</td>
<td>11.1</td>
<td>12.7</td>
<td>0.31</td>
<td>0.37</td>
<td></td>
</tr>
</tbody>
</table>

### Table 2

<table>
<thead>
<tr>
<th>Performance of turbo decoders</th>
<th>Series 1</th>
<th>Series 2</th>
<th>Series 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Category 1</td>
<td>Category 2</td>
<td>Category 3</td>
<td>Category 4</td>
</tr>
</tbody>
</table>

5. Conclusion

The turbo decoding structure based on a previous work is implemented in this work. As indicated in the introduction section, the LUT-LOG-BCJR turbo decoder BY USING ACS UNIT is compared with the Xilinx LUT-Log-BCJR turbo decoder WITH SLIDING WINDOW TECHNIQUE. It is observed that the BCJR turbo decoder yields a better BER performance than the Xilinx LUT-LOG-BCJR turbo decoder as expected. In spite of its superior BER performance, implementation of the BCJR algorithm has been avoided because of its complexity considering the past VLSI technology. However, modern VLSI technology allows us to implement this algorithm at reasonable costs. The PROSPECTIVE APPLICATION areas of our proposed implementation are: Applications that require low BER with a disclaimed throughput performance. Despite its superior BER performance, the proposed BCJR turbo decoder has a clear throughput disadvantage. For this reason the decoder has been duplicated. This is done by simply inserting another BCJR turbo decoder on the same FPGA platform, enabling two operating decoders at the same time interval. This simple yet effective modification yields almost doubled throughput results compared to the single BCJR decoder. This modification leads to the fact that multiple decoders (as many
as needed) can be inserted to the same platform and provided a
monolithic solution at reasonable costs.

6. References


