A Novel Topology using Cuk Converter in PV Microconverter with Transformerless Injection

A. Ajith¹, R. Thiyagarajan², A. Nagalingam³, Dr. R. Ilango ⁴, G. Purushothaman ⁵
(B.E(Electrical And Electronics Engineering), M.A.M.School Of Engineering , Tiruchirapalli , Tamilnadu , India) ¹,²,³
(Prof⁴,Asst Prof⁵, Department Of EEE, M.A.M.School Of Engineering , Tiruchirapalli , Tamilnadu , India).

Abstract— The ‘Cuk derived inverters, employing second-order input and output filters, offer the most efficient, lightweight, and economical solution in the class. This paper presents design and detailed operation of a ‘Cuk derived, common- ground PV microinverter in continuous conduction mode operation. The inverter is shown to be compatible with both linear and nonlinear loads, in stand-alone and grid- connected modes of operation. Optimal design rules of passive components are rigorously derived to ensure attenuation of input voltage ripples arising from the twin effects of switching and double-frequency output power oscillation.

Index Terms— Common grounding, inductor design, photovoltaic (PV) inverter, single-stage inverter, transformer-less inverter.

I. INTRODUCTION

POTENTIAL induced degradation of solar photovoltaic (PV) modules is caused by ground leakage current [1], which reduces module power capacity. Leakage current occurs due to common mode voltage (Vcm), defined as [2], [3]

\[ V_{cm} = \frac{V_{an} + V_{bn}}{2} \]  

(1)

in an H-bridge inverter (see Fig. 1). While using unipolar pulse width modulation (PWM), Vcm varies at inverter switching frequency and its multiples. The low impedance offered by the parasitic capacitance (Cpv), between earth and PV, at these frequencies causes large common mode currents[2],[3].Reduction in the common-mode frequency has been achieved using bipolar

PWM [4] or multilevel, neutral-point clamped transformerless topologies [4], [5], or its variant using split inductors [4], [6], [7]. But these offer no voltage boost and hence require series connection of a large number of PV panel so rpair boost stage, both of which degrade the efficiency. H-bridge derived topologies, viz., H-5, H-6, HERIC [8] and HB-ZVR inverters [9] decouple the PV modules from the grid during current freewheeling, when the PV terminals are left floating. For such PV systems, NEC 690.35 stipulates additional ground fault protection. Since the utility neutral is already earthed, this additional protection is inherently obviated in common-grounded PV interface. Though a line-frequency transformer easily achieves double grounding, it makes the system bulky. Topologies using high-frequency transformers [10], [11] suffer from increased losses in the ensuing three-stage power conversion.

II.EXISTING SYSTEM

Several common-grounded, transformerless topologies have been reported in the literature [12]–[23], which implicitly com-bine buck–boost and inversion functions. Of these [12], a buck–boost derived topology comprises five active switches and two diodes. In every half cycle, the inductor connections with respect to the output capacitor are reversed by a switch network. A variant [13], based on the same principle, uses an extra diode. However, both are unable to transact reactive power because the series diodes prevent current reversal. Using a pair of coupled inductors, [14] proposes a combination of ‘Cuk and Watkins–Johnson topologies. However, this results in higher currents in the coupled windings, which increases both inductor size and losses. In [15], the circuit topology alternates between a ‘Cuk converter, during the negative half cycle of the output ac volt-age, and Zeta converter, for the positive half. Since the plant model changes every half cycle, controller design becomes exceedingly complex.
III. PROPOSED SYSTEM

An interesting ‘Cuk derived topology [16] achieves cyclic reversal of the connection between the intermediate dc-link capacitor and the output filter, during each half cycle of the output ac voltage. Plant models in the two modes, corresponding to positive and negative output voltages, are similar [24]. Since the inverter retains all the advantages of a ‘Cuk converter, in terms of efficiency, weight and cost [25], it is the better solution in the class. Another variant [17] uses an extra switch in the freewheeling path of the output filter to reduce conduction loss. In both [16] and [17], use of diodes in series with switches pre-vent load and source current reversal within each of the modes. Also, the switching sequence is only applicable for unity power factor (UPF) loads, which unnecessarily limits the scope of this promising circuit topology. The major lacuna, however, is in the lack of any justifiable basis for the major performance metrics and design equations which, on some occasions, lead to unacceptable inaccuracies. No analytical or experimental validation of the design rules, for the passive components in the circuit, is provided. This paper presents a modification in the topology of [16], [17], which allows bidirectional power flow, hence enabling applications involving reactive loads, in addition to UPF loads. It thus includes a thoroughly different switching strategy, apart from justified circuit design rules. Operation of the proposed converter is presented in Section II, where steady-state expressions for inverter states and voltage gain are derived for ideal and nonideal circuit elements. Section III analyzes the effect of double-frequency power oscillation on the input voltage. Section IV systematically lays down well-justified and vastly improved design rules for the inverter components. All analytical conclusions are experimentally validated with a 300-VA laboratory prototype.

IV. CIRCUIT DESCRIPTION AND OPERATION

Circuit diagrams of the inverter in grid connection (GC) and stand-alone (SA) modes are shown in Fig. 2. The circuit does not require any common-mode noise filter. The negative conductor and grid neutral (N) are shorted to ensure common grounding hence reduced or no common mode ground current. In GC mode of operation earth connection is provided through grid neutral, whereas in SA mode then negative rail is shorted to avoid runaway potential at the circuit nodes. Composition of circuit elements includes one dc capacitor (C1), five MOSFET (two quadrant) switches (S1−S5) and second-order input (Cin,L1) and output (C2,L2) filters. Switch S1 is considered as the main switch and the time interval when switch S1 is ON is designated as ON time, the remaining duration of the switching period is designated as OFF time. Depending upon output voltage polarity the inverter operates in two modes, as described below. For ease of explanation, the PV source is replaced by a dc voltage source, Vin.

A. Mode-1 (Vo > 0)

Fig. 3(a) and (b), respectively, show the circuit configurations for the ON and OFF times in this mode of operation. Reference capacitor voltage polarities and inductor current directions are indicated. The actual inductor current direction depends upon the load. Switch current (iS1,...,iS5), inductor current and capacitor voltage waveforms with switching signals, Sg1,...,Sg5 of devices S1,...,S5 respectively, are shown in Fig. 4(a). Since MOSFETs allow bidirectional current flow, the inverter operates in continuous conduction mode under all the load conditions. Considering flux-balance of inductors L1 and L2, steady-state duty cycle average (DCASS) [26] of vc1 and vo, over one switching period Ts are obtained as

\[ V_{c1}^{(1)} = V_{in} + V_{o}^{(1)} \]  

where D is the steady-state duty cycle. Equating input and output powers, and using (3), DCASS of i1 is expressed as
\[ I_1^{(1)} = \frac{V_0^{(1)}}{V_{in}} \quad I_0 = (D/1-D) I_0 \]

\[ \Delta I_1 = \frac{(V_{in} DT_s)}{L_1} \]  \hspace{1cm} (5)

\[ \Delta V_{cl} = \frac{|I_1^{(1)}| (1-D)TS}{C_1} = \frac{|I_0|DT_s}{C_1} \]  \hspace{1cm} (6)

\[ \Delta I_2 = \frac{V_0^{(1)} (1-D)TS}{L_2} = \frac{(V_{in} DT_s)}{L_2} \]  \hspace{1cm} (7)

Currents passing through switch pairs (S1,S5) and (S3,S4) are \( I_1 \) and \( i_2 \), respectively. During ON period current through S2 is \( i_2 \), whereas during OFF period this is \( (i_1 - i_2) \). Switches S1 and S3 –S5 are required to block a forward voltage of magnitude equal to \( |vc1| \). Energy transfer during ON and OFF times depends upon load current direction. Thus two cases are formed, which are as follows.

1) **Case-1a**, \( (I_0 > 0) \): This is the forward powering mode. Inductor current directions are as shown in Fig. 3(a) and (b).

2) **Case-1b**, \( (I_0 < 0) \): This is the forward braking mode, which is relevant for reactive loads. Inductor current directions are opposite to those shown in Fig. 3(a) and (b).

**B. Mode-2, \( (V_o < 0) \)**

Fig. 3(b) and (c) show the circuit configurations for this mode during OFF and ON times, respectively. Switching waveforms of capacitor voltage, inductor current, and switch current are shown in Fig. 4(b). In this mode, S1 and S2 are switched in a complementary manner. Also, throughout the switching period, both S4 and S5 are kept in conduction while S3 is not triggered at all. Assuming switching ripples on the states are small, expressions for DCASS of \( vo \) and \( vc1 \) are

\[ V_0^{(2)} = -V_{in} \left( \frac{D}{1-D} \right) \]  \hspace{1cm} (8)

\[ V_{cl}^{(2)} = \frac{V_{in}}{1-D} = V_{in} - V_0^{(2)} \]  \hspace{1cm} (9)

Current \( i_1 \) and switching ripple in states \( (\Delta i_1, \Delta vc1, \Delta i_2) \) are expressed by (4)–(7), which were derived for Mode 1 operation. Currents passing through switch pair (S1,S2) is \( (i_1 - i_2) \) and that through S4 is \( i_2 \). Switch S5 carries \( i_2 \) during ON and OFF periods, respectively. The forward blocking voltages of S1, S2, and S3 are identically equal to the magnitude of \( vc1 \). The two cases for different directions of load current are as follows.

1) **Case-2a**, \( (I_0 < 0) \): This is the reverse powering mode and inductor current directions are as shown in Fig. 3(b) and (c).

2) **Case-2b**, \( (I_0 > 0) \): This is the reverse braking mode and arises while feeding reactive loads. Inductor current directions are opposite to those shown in Fig. 3(b) and (c).

**C. Design of Inductor \( L1 \) and \( L2 \)**

Design constraints for \( L1 \) and \( L2 \) are first individually specified. Subsequently, details of engineering optimization to minimize losses are presented.

1) **Constraints for \( L1 \)**: \( L1 \) is required to ensure the switching ripple in \( vin \) is restricted to the allowable maximum, \( \Delta V \) (s) in .

\[ \Delta V_{in}^{(i)} \geq \frac{(1/2C_{in})}{(\Delta i_1/2) (T_s/2)} \]  \hspace{1cm} (10)

\[ L_1 \geq L_{1, min} = \frac{2V_{in} DT_s^2}{8C_{in} \Delta V_{in}^{(i)}} \]  \hspace{1cm} (11)

\[ L_1 \geq L_{2, max} = \frac{V_{in} DT_s}{\Delta i_{1, max}} \left( \frac{V_{in} T_s}{\Delta i_{2, max}} \right) \frac{V_{in}}{V_{in} + V_{in}} \]  \hspace{1cm} (12)

2) **Constraint for \( L2 \)**: Minimum value of \( L2 \) is decided by the maximum allowable switching current ripple. Using (7), and (10)

\[ L_2 \geq L_{2, min} = \frac{V_{in} DT_s}{\Delta i_{2, max}} \left( \frac{V_{in}}{V_{in} + V_{in}} \right) \]  \hspace{1cm} (13)
### TABLE II

**SWITCH RATINGS**

<table>
<thead>
<tr>
<th>Parameters</th>
<th>$S_1, S_2$</th>
<th>$S_3, S_4$</th>
<th>$S_5$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Current</td>
<td>$I_m \left[1 + \left(\frac{V_m}{V_{in}}\right)\right]$</td>
<td>$I_m$</td>
<td>$I_m \left(\frac{V_m}{V_{in}}\right)$</td>
</tr>
<tr>
<td>Voltage</td>
<td>$V_m + V_{in}$</td>
<td>$V_m + V_{in}$</td>
<td>$V_m + V_{in}$</td>
</tr>
</tbody>
</table>

### E. Selection of Switches

Minimal switch rating is obviously based on the maximum on-state current and off-state voltage, which are detailed in Section-II. Based on this, Table III lists the selection criteria for all the converter switches.

### TABLE III

**SYSTEM PARAMETERS**

<table>
<thead>
<tr>
<th>Inverter Rating</th>
<th>Input 40-100 V dc</th>
<th>Output 300V, 110 V</th>
</tr>
</thead>
<tbody>
<tr>
<td>Switching frequency $f_s$</td>
<td>50kHz</td>
<td></td>
</tr>
<tr>
<td>$L_1$ and $r_1$</td>
<td>52 μH, 2 mΩ</td>
<td></td>
</tr>
<tr>
<td>$L_2$, $r_2$</td>
<td>120 μH, 7 mΩ</td>
<td></td>
</tr>
<tr>
<td>$C_1$, ESR</td>
<td>11 μF, 8 mΩ</td>
<td></td>
</tr>
<tr>
<td>$C_2$, ESR</td>
<td>3.8 μF, 21 mΩ</td>
<td></td>
</tr>
<tr>
<td>$C_{in}$, ESR</td>
<td>2.2 mF, 65 mΩ</td>
<td></td>
</tr>
<tr>
<td>$r_s$</td>
<td>100 mΩ</td>
<td></td>
</tr>
<tr>
<td>$S_1, S_2, S_5$ ($S_3, S_4$)</td>
<td>IRFP4868 (FDA38N30)</td>
<td></td>
</tr>
</tbody>
</table>

### V. SIMULATION AND RESULT

**a) Mode-1 ON Period**

![Fig 5. Simulation diagram of mode-1 ON period](image)

**b) Mode-1, And Mode 2 Off Period**

![Fig 9. Simulation Diagram Of Mode-1 And Mode-2 Off Period](image)
C) Mode-2 ON period

Fig 10. Vin I in

Fig 11. V out

Fig 12. Gate pulse

Fig 13. simulation diagram of mode-2 ON period

Fig 14. V out

Fig 16. I out

Fig 17. Gate pulse
VI. CONCLUSION
This paper presented the design, operation, and performance of a cost effective, compact, nonisolated, single-stage, single-phase dc-ac PV interface. The topology was specifically designed to practically eliminate common-mode ground leakage current, which has been validated experimentally. All the operating modes, including dead-time operation, were detailed. Optimal design of passive components was described, which consider ripple components due to both switching and double-frequency power oscillations. Additionally, design of all inductors was aimed at maximizing overall efficiency. Output filter design ensured improved in resonance damping for easing control complexity, while minimally affecting power losses. Inverter performance, with linear/nonlinear loads in SA mode and UPF operation in grid-connected mode, was verified by experiment. Output voltage THD in SA mode and output current.

REFERENCES


[12] 6254 IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 64, NO. 8, AUGUST 2017


[16] D. Schekulin, “Transformerless ac inverter circuit, for coupling photovoltaic systems or wind generator systems, esp. in the low power range, to current networks,” German Patent DE197 32 218 C1, Mar. 18, 1999.


