

A New Class of Single Phase Multilevel Inverter with Minimum Switches and More Levels of Output

1 2

Mrs. Shwetha D , Mrs. Akshaya Y M

1Assistant Professor Dept. of EEE, 2Assistant Professor Dept. of EEE,
1,EWIT Institute of Technology,
2, EWIT, Bangalore.

Abstract - Multilevel inverters have drawn tremendous interest in the power industry. It is easier to produce a high power, high voltage inverter with the multilevel structure because of the way in which device voltage stresses are controlled in the structure. Increasing the number of voltage levels in the inverter without requiring higher ratings on individual devices can increase the power rating with low harmonics. Conventional multilevel inverters, including diode-clamped, flying-capacitor, and cascaded H-bridge are well defined but become clumsy for higher levels. This paper proposes a new single phase full-bridge multilevel topology, which requires less split-rail dc sources and significantly reduced semiconductor switch devices. Cascading basic five-level cells provides another structure to build higher level inverters with separate dc sources. The proposed multilevel inverters can be potential for solar photovoltaic, energy storage applications and to run the single phase induction motor.

Keywords - *Multilevel inverter, multilevel converter, asymmetrical dc sources, bi-directional switch, harmonic cancellation, more output levels.*

1. INTRODUCTION

Currently power industry has entered anew age with more and more renewable energy and high efficiency power generations, transmissions, and distributions, where multilevel power electronics can assume significant roles [1]. Multilevel power converter emerged from the fact that single power semiconductor cannot meet the voltage requirements in medium-voltage power conversion. The first multilevel power converter was introduced by Nabae *et al*[2]. Since then, multilevel power conversion has been rapidly growing in the field of power engineering for the applications of medium-voltage ac drive, flexible ac transmission system(FACTS) devices, medium- voltage

dc transmission(MVDC), and high-voltage dc transmission (HVDC)systems. Even when today's high power semiconductor technology has reached around 6.5 kV and 2.5 kA power rating, multilevel inverters with many advantages over the conventional two-level converters, due to their ability to synthesizewaveforms with lower distortion and better harmonic cancellation, smaller dv/dt and low switching frequency operation, and to attain higher voltages using semiconductor devices with smaller with smaller voltage ratings.

Multilevel inverter is a large voltage synthesizer and requires multiple equal DC sources. The fundamental idea of multilevel inverters is to provide an ac output waveform that exhibits multiple steps at several voltage levels. More levels of output will generate more sinusoidal waveform and reduce the output filters. By optimizing the angles and heights of steps, lower order harmonics can be cancelled [3].

The well-known topologies are diode- clamped [4], capacitor clamped and cascaded H- bridge with separate dc inputs [5]. The other upcoming topologies include replacing the H- bridge with five-level inverters in a cascaded topology to reduce the number of dc sources, cascading two-terminal sub-modules without separate dc sources to form a modular structure as in Fig.1. The topology is well defined but cumbersome to implement for levels beyond five. So, we need to simplify the circuit topology to facilitate a higher level realization. This paper proposes a full bridge approach with bi-directional switching interconnections as shown in Fig.2. With the proposed change, conventional single-phase bridge inverter will become five-level inverter.

Fig.1. Modular five-level inverter topology




Fig.2. Proposed concept with bidirectional switching interconnections

The proposed paper will first present the topology and operation principle of a five-level inverter, and derive the topology with reduced number of switches. The seven and nine-level topologies are proposed and the method to minimize semiconductor devices is given.

2. PROPOSED SINGLE-PHASE FIVE- LEVEL INVERTER

Will take five-level full-bridge inverter, which is the lowest multilevel topology in the proposed concept.

(i) Topology Derivation

Consider the diode-clamped three-level inverter in Fig.3. Switch 1 and 2 is complement to switch 3 and 4. Table.1. tells the basic switching scheme of three-level inverter. If we change the positions of the switches the rules are not violated.




Fig.3. Re-arrangement of diode-clamped three-level inverter.

TABLE 1
BASIC SWITCHING SCHEME OF THREE-LEVEL INVERTER

S ₁	S ₂	S ₃	S ₄	V _{AN}
1	1	0	0	$\pm\frac{1}{2}V$
0	1	1	0	0
0	0	1	1	$\mp\frac{1}{2}V$

Now if add the other half bridge it will form a full-bridge topology and we should replace the paths with bidirectional switches 5 and 6 as shown in Fig.4. The so obtained topology becomes a five-level inverter with ac output at A and B terminals.

The proposed topology consists of four bi-directional switches and two bi-directional switches. The number of semiconductor devices used is same as the conventional method except the grounding point, because zero level is obtained not by clamping the neutral.




Fig.4. Proposed single-phase five-level inverter topology

(ii) Principle of operation

Some precautions to be taken to avoid short circuit of split-rail dc sources, the following conditions to be imposed into the power switching scheme:

S₁ and S₃ cannot be turned on simultaneously; S₁ and S₅ cannot be turned on simultaneously; S₃ and S₅ cannot be turned on simultaneously; S₂ and S₄ cannot be turned on simultaneously; S₂ and S₆ cannot be turned on simultaneously; S₄ and S₆ cannot be turned on simultaneously;

Table.2. Gives switching table of the five-level inverter topology.

TABLE 2
POWER SWITCHING OF FIVE-LEVEL INVETER TOPOLOGY

V _A	V	V _{AB}	S ₁	S ₂	S ₃	S ₄	S ₅	S ₆
$\pm\frac{1}{2}V$	$-\frac{1}{2}V$	$+V$	1	0	0	1	0	0
$\pm\frac{1}{2}V$	0	$\pm\frac{1}{2}V$	1	0	0	0	0	1
0	$-\frac{1}{2}V$	0	0	0	0	1	1	0
$\pm\frac{1}{2}V$	$\pm\frac{1}{2}V$		1	1	0	0	0	0
0	0	0	0	0	0	0	1	1
$-\frac{1}{2}V$	$-\frac{1}{2}V$	0	0	0	1	1	0	0
$-\frac{1}{2}V$	0	$-\frac{1}{2}V$	0	1	0	0	1	0
0	$+\frac{1}{2}V$	0	0	0	1	0	0	1
$-\frac{1}{2}V$	$+\frac{1}{2}V$	$-V$	0	1	1	0	0	0

It can be observed from the table that at any given instant only two switches are required to close to get a required voltage level.

(iii) Reduction of switches

If we reduce the switches from Fig.3. We can build a five-level inverter with less count of switches as shown in the Fig.5. The new five-level topology now has only six semiconductor switches. By removing one bi-directional switch we can still achieve the same level output. The corresponding table for reduced number of switches is given in the Table.3.




Fig.5. Proposed single-phase five-level inverter with reduced switches

TABLE 3
REDUCED SWITCHING OPTIONS FOR FIVE-
LEVEL INVERTER

State	VAB	ON-State Switches	
1	+V	1&4	
2	+½V	1&6	
3&4	0	1&2 or 3&4	
5	-½V		3&6
6	-V		3&2

The switching schemes for the reduced number of switches are demonstrated in the Fig.6.




Fig.6. Switching scheme of reduced switches

(iv) Method used to generate the ac waveform

The method used to generate the required ac waveform is by taking the pulses generated by each switch and giving those pulses to the switches considering the delay of each switch. Table.4. tells the full detailed explanation of the pulse generation:

TABLE 4
PULSE GENERATION OF THE SWITCHES

Switches	No. of PG	Delay	Pulse Width
S1	PG1	0	(100/8)*5
S2	PG1	0	(100/8)*1
	PG2	(0.02/8)*4	(100/8)*1
	PG3	(0.02/8)*6	(100/8)*1
	PG4	(0.02/8)*1	(100/8)*1
S3	PG	(0.02/8)*5	(100/8)*3
	PG	(0.02/8)*2	(100/8)*1
	PG1	(0.02/8)*1	(100/8)*1
	PG2	(0.02/8)*3	(100/8)*1
S4	PG3	(0.02/8)*5	(100/8)*1
	PG4	(0.02/8)*7	(100/8)*1
	PG1	(0.02/8)*1	(100/8)*1
	PG2	(0.02/8)*3	(100/8)*1
S5	PG3	(0.02/8)*5	(100/8)*1
	PG4	(0.02/8)*7	(100/8)*1
	PG1	(0.02/8)*1	(100/8)*1
	PG2	(0.02/8)*3	(100/8)*1
S6	PG3	(0.02/8)*5	(100/8)*1
	PG4	(0.02/8)*7	(100/8)*1
	PG1	(0.02/8)*1	(100/8)*1
	PG2	(0.02/8)*3	(100/8)*1

(*) PG-PULSE GENERATOR


Voltage	Turn-on switches		
	Full	Reduced	
+V	1,4,6		1,4
-V	2,3,5		2,3
$+\frac{2}{3}V$	1,4,10	7,4,6	7,4
$-\frac{2}{3}V$	2,3,9	8,3,5	8,3
$+\frac{1}{3}V$	1,8	7,4,10	9,3,4,6
$-\frac{1}{3}V$	2,7	8,3,9	10,4,3,5
0	1,2	7,8	9,3,4,10
			5,3,4,6
			1,2/7,8/3,4

3. EXPANSIONS TO NEW MULTI- LEVEL INVERTERS


We can increase the output levels by adding new split-rail dc sources and new bi-directional switching interconnections. Will introduce both full and reduced topologies for seven and nine-level inverters.

(i) Seven-Level Inverter Topology

The seven-level inverter has three dc sources and 14 semiconductor switches as shown in the Fig.7. The output can be connected across either the lower or upper bi-directional interconnection. For the instance, there are 4 ways to achieve 0V, 3 ways for $\frac{1}{3}V$ or $-\frac{1}{3}V$, 2 ways for $2\frac{2}{3}V$ or $-\frac{2}{3}V$, 1 way for V or -V voltage level. To reduce the voltage stress the circuit switches can be reduced still to 8. The switching table for seven-level inverter is given in the Table.5.



a. Output connected to lower bi-directional interconnection



b. Output connected to upper bi-directional interconnection

Fig.7. Seven-level single-phase inverter topologies

TABLE 5

SEVEN-LEVEL SWITCHING OPTIONS

(ii) *Higher-Level Inverter Topologies* A nine-level inverter with full version and one of the reduced version is given in the Fig.8.




Fig.8. Nine-Level Single Phase inverter topologies.

(iii) Comparisons with the conventional topologies

Table. 6 and 7 gives the comparison between the proposed multilevel topologies and the conventional multilevel topologies.

L	Equal DC Bus Caps	Proposed Topology		Existing Topologies
		Full	Reduced	
3	1	4	4	4
5	2	8	6	8
7	3	14	8	12
9	4	20	14	16
11	5	26	14	20
13	6	32	20	24
15	7	38	20	28
...
m	$\frac{m-1}{2}$	$for\ m \geq 5, \frac{m-5}{2} + (m-5)$	$for\ m = 7, 11, 15, \dots$ $2(m-1) - \frac{m-5}{2} - 3$	$2(m-1)$

TABLE 7

COMPARISON OF OTHER POWER COMPONENTS PER PHASE

	Proposed Topology	Diode Clamped	Flying Capacitors	Cascade
DC-Bus Capacitors	$\frac{m-1}{2}$	$\frac{m-1}{2}$ or $m-1^{(*)}$	$\frac{m-1}{2}$ or $m-1^{(*)}$	$\frac{m-1}{2}$
Clamping Diodes	0	$(m-1)(m-2)$	0	0
Balancing Capacitors	0	0	$\frac{(m-1)(m-2)}{2}$	0

(*) – Number of dc-bus capacitors for half-bridge topologies.

From the above tables, it shows reduced version has a less power component number compared to the conventional multilevel topologies. Also with the less split-rail dc sources, the voltage stress of switches is higher compared to the same-level conventional topology.

4. OUTPUT RESULTS

The expected five-level output of the proposed topology and the pulses given to the switches are shown in the Fig.9 and 10.




Fig.9. Expected output of the proposed topology




Fig.10. Switching pulses for each switch

5. CONCLUSIONS

A multilevel inverter can eliminate the need for the step-up transformer and reduce the harmonics produced by the inverter. A multilevel structure with more than three levels can significantly reduce the harmonic content [6]. The benefits of multilevel converter include lower-order harmonics cancellation, lower transient power loss due to low frequency switching, and reduced ac filters.

This paper proposed a multilevel inverter using a full-bridge approach with bidirectional interconnections. Comparing to well-known diode-clamped or flying capacitor multilevel topologies, the required power switch number can be largely reduced by removing redundant switching states. With asymmetrical dc inputs, the output levels can be significantly increased in the proposed generalised multilevel structure. This topology can be applied to solar photo-voltaic and energy storage applications.

6. REFERENCES

- [1] L. G. Franquelo et al., "The age of multilevel converters arrives," *IEEE Magazine Ind. Electron.*, vol. 2, no. 2, pp.28-39, Jun 2008.
- [2] A. Nabae, I. Takahashi and H. Akagi, "A new neutral-point-clamped PWM inverter," *IEEE Trans. Ind. Applicat.*, vol. IA-17, no. 5, pp. 518-523, Sept./Oct. 1981.
- [3] P. M. Bhagwat and V. R. Stefanovic, "Generalized structure of a multilevel PWM inverter," *IEEE Trans. Ind. Applicat.*, vol. IA-19, no. 6, pp. 1057-1069, nov./Dec. 1983.
- [4] Adam, G.P. "Two-level operation of a diode- clamped multilevel inverter" ; Electron. & Electr. Eng. Dept., Univ. of Strathclyde, Glasgow, UK ; Finney, S.J. ; Williams, B.W. ; Mohammed, M.T.
- [5] Peng, F.Z. ; Wei Qian ; Dong Cao "Recent advances in multilevel converter/invertertopologies and applications" Digital Object Identifier: 10.1109/IEC.2010.5544625 Publication Year: 2010 , Page(s): 492 – 501
- [6] A. Lesnicar and R. Marquardt, "A new modular voltage source inverter topology," in *Proc.03*, Sept. 2-4.