1T DRAM Memory cell Design and analysis in CNTFET Technology

N.SOMORJIT SINGH
M.E.VLSI Design,
Muthayammal Engineering College
Rasipuram – 637 408,Tamil Nadu
ningthoujamchachinglen@gmail.com

Dr.M.MADHESWARAN
Muthayammal Engineering College
Rasipuram-637 408, Tamil Nadu
madheswaran.dr@gmail.com

Abstract— In this paper, 1-Transistor DRAM cell has designed using the Carbon Nano-tube Field Effect Transistors (CNTFETs). Simulation of 1T DRAM cells using the Synopsys EDA tool (HSPICE) in 32nm technology analysis in terms of leakage current, leakage power, dynamic power dissipation, and average power has been done. And, also comparison has taken with 3T DRAM using CNTFET Transistor and shown 1T DRAM cells has advantaged over 3T DRAM cells, the size of 1TDRAM with 3T DRAM using CNTFET Transistor and shown 1TDRAM average power has been done. And, also comparison has taken leakage current, leakage power, dynamic power dissipation, and EDA tool (HSPICE) in 32nm technology analysis in terms of (CNTFETs). Simulation of 1T DRAM cells using the Synopsys using the Carbon Nano-tube FET (CNTFET), Three-transistor (3T). One-transistor(1T), dynamic random access memory (DRAM), n-type CNT.

I. INTRODUCTION

The International Technology Roadmap for Semiconductors (ITRS) has identified Carbon-based nanotechnology is one among seven “Beyond CMOS” for accelerated development in future innovations [1]. Dynamic random access memory (DRAM) integrated circuits (ICs) have existed for more than twenty-five years. DRAMs evolved from the earliest 1-kilobit (Kb) generation to the recent 1-gigabit (Gb) generation through advances in both semiconductor process and circuit design technology. Tremendous advances in process technology have dramatically reduced feature size, permitting ever higher levels of integration. These increases in integration have been accompanied by major improvements in component yield to ensure that overall process solutions remain cost-effective and competitive[2].

Dynamic random-access memory (DRAM) is a type of random-access memory that stores each bit of data in a separate capacitor within an integrated circuit. The capacitor can be either charged or discharged; these two states are taken to represent the two values of a bit, conventionally called 0 and 1. Since capacitors leak charge, the information eventually fades unless the capacitor charge is refreshed periodically. Because of this refresh requirement, it is a dynamic memory as opposed to SRAM and other static memory [3]. The main memory (the "RAM") in personal computers is dynamic RAM (DRAM). It is the RAM in laptop and workstation computers as well as some of the RAM of video game consoles[4],[5]. The advantage of DRAM is its structural simplicity: only one transistor and a capacitor are required per bit, compared to four or six transistors in SRAM. This allows DRAM to reach very high densities. Unlike flash memory, DRAM is volatile memory (cf. non-volatile memory), since it loses its data quickly when power is removed. The transistors and capacitors used are extremely small; billions can fit on a single memory chip. 1T DRAM is a different way of constructing the basic DRAM bit cell. 1T DRAM is a "capacitorless" bit cell design that stores data in the parasitic body capacitor that is an inherent part of silicon on insulator (SOI) transistors. Considered a nuisance in logic design, this floating body effect can be used for data storage. Although refresh is still required, reads are non-destructive; the stored charge causes a detectable shift in the threshold voltage of the transistor. There are several types of 1T DRAM memories: the commercialized Z-RAM from Innovative Silicon, the TTRAM from Renesas and the A-RAM from the UGR/CNRS consortium. Faster versions of 1T DRAM are sometimes called 1T-SRAM. The classic one-transistor/one-capacitor (1T/1C) DRAM cell is also sometimes referred to as "1T DRAM"[6].

Dynamic RAMs are important class of semiconductor devices based on the MOSFET with huge range of applications to all computational devices. DRAM integrated circuits also obey the Moore’s law and thus, there is an urgent need of new materials to address the problems related to higher data storage, smaller sizes, higher density of integration, lower power consumption, higher reliability, faster performance, etc[7]. And all these requirements have to be met at a low cost. One very important aspect of device scaling is the extremely reduced oxide thickness of MOSFETs[8]. A prospective solution to this issue is the use of electronic devices with channels made of a single carbon nanotube or a semiconductor nanowire. Carbon nanotubes are sheets of graphite layers (graphene, a semi-metal) rolled into a tube [9]. Depending on the way the sheet is rolled up (its chirality) the CNT may be metallic or semiconducting. Interest in carbon nanotubes is driven by their electronic, optical, thermal, and mechanical properties[10]. Carbon Nanotubes (CNTs) have been...
attracting much attention in recent years due to its small dimension, unusual geometry and their extraordinary electronic properties. A CNT is a graphene sheet rolled up to form a hollow cylinder. It can exhibit a metallic or a semiconducting behavior and can present different diameters (at nanometer range) depending on its chirality (angle of the atom arrangement along the tube). Carbon Nanotube Field Effect Transistors (CNFETs) are promising candidates to replace silicon CMOS due to its high performance; mainly a high current driving capability, tolerance to temperature drift, leakage currents avoidance and self assembled growth[11] . A CNFET is like a conventional MOSFET, except that its channel is made up of one or more CNTs, and that the source and drain interfaces may be Schottky contacts.

A single-wall carbon nanotube (SWCNT) is a tube formed by rolling a single sheet of graphene. It can either be metallic or semiconducting depending on the chirality vector \((m, n)\), i.e. the direction in that the graphene sheet is rolled. For CNFETs, the threshold voltage of the transistor is defined by the diameter of the carbon nanotubes, which is related to the chirality vector as follows:

\[
D_{\text{CNT}} = \frac{a}{\pi} \sqrt{m^2 + n^2 + mn}
\]

\[
V_{TH} = \frac{aV_\pi}{\sqrt{3} \cdot qD_{\text{CNT}}}
\]

where \(q\) is the charge of a \(n\) electron, \(a = 2.49\ \text{Å}\) is the CNT atomic distance and \(V_\pi = 3.033\ \text{eV}\) is the carbon \(\pi\) to \(\pi\) bond energy[12]. The sizing of a CNFET is equivalent to adjusting the number of tubes.

II. 1TDRAM OPERATION

The circuit diagram of the one-transistor (1-T) DRAM cell consisting of one explicit storage capacitor and one access transistor is shown in Fig.2. Here, \(C_1\) represents the storage capacitor which typically has a value of 30 to 100 fF. Similar to the 3-T DRAM cell, binary data are stored as the presence or absence of charge in the storage capacitor. Capacitor \(C_2\) represents the much larger parasitic column capacitance associated with the word line. Charge sharing between this large capacitance and the very small storage capacitance plays a very important role in the operation of the -T DRAM cell [15].

The "data write" operation on the 1-T cell is quite straightforward. For the write "1" operation, the bit line (BL) is raised to logic "1" by the write circuitry, while the selected word line is pulled high by the row address decoder. The access transistor MI turns on, allowing the storage capacitor \(C\) to charge up to a logic-high level. For the write "1" operation, the inverse data input is at the logic-low level, because the data to be written onto the DRAM cell is logic "1." Consequently, the "data write" operation is performed by charging the storage capacitance.

Figure 1: Structure of CNT based on chiral vector.

Since the mobility of n-type and the mobility of p-type carriers inside CNTs are identical, the minimum size is 1 for both P-CNFET and N-CNFET. The differences in the chiral angle and the diameter cause the differences in the properties of the various carbon nanotubes[13]. For example, it can be shown that an \((m, n)\) carbon nanotube is metallic when \(m = n\), has a small gap (i.e. semi-metallic) when \(n \neq m = 3i\), where \(i\) is an integer, and is semiconducting when \(n - m \neq 3i\). This is due to the fact that the periodic boundary conditions for the one-dimensional carbon nanotubes permit only a few wave vectors to exist around the circumference of carbon nanotubes. Metallic conduction occurs when one of these wave vectors passes through the K-point of graphene’s 2D hexagonal Brillouin zone, where the valence and conduction bands are degenerate [14].
transistor MD is turned off, and the voltage level on column Din remains high. Now, the "write select" signal WS is pulled high during the active phase of 02. As a result, the write access transistor M1 is turned on. With M1 conducting, the charge on C2 is now shared with C1 (Fig.2). Since the capacitance C2 is very large compared to C1, the storage node capacitance C1 attains approximately the same logic-high level as the column capacitance C2 at the end of the charge-sharing process. Figure 2. Charge sharing between C2 and C1 during the write "1" sequence.

For the write "0" operation, the inverse data input is at the logic-high level, because the data to be written onto the DRAM cell is logic "0." Consequently, the data write transistor is turned on and the voltage level on column Din is pulled to logic "0." Now, the "write select" signal WS is pulled high during the active phase of 02. As a result, the write access transistor M1 is turned on. The voltage level on C2, as well as that on the storage node C1, is pulled to logic "0" through M1 and the data write transistor, as shown in Fig. 2. Thus, at the end of the write "0" sequence, the storage capacitance C1 contains a very low charge, and the transistor M2 is turned off since its gate voltage is approximately equal to zero. The bit line (BL) is pulled to logic "0" and the word line is pulled high by the row address decoder. In this case, the storage capacitor C discharges through the access transistor, resulting in a stored "0" bit.

In order to read stored data out of a -T DRAM cell, on the other hand, we have to build a fairly elaborate read-refresh circuit. The reason for this is the fact that the "data read" operation on the one-transistor DRAM cell is by necessity a "destructive readout." This means that the stored data must be destroyed or lost during the read operation. Typically, the read operation starts with precharging the column capacitance C.

Then, the word line is pulled high in order to activate the access transistor M1. Charge sharing between C and C occurs and, depending on the amount of stored charge on C, the column voltage either increases or decreases slightly. Note that charge sharing inevitably destroys the stored charge on C. Hence, we also have to refresh data every time we perform a "data read" operation.

For "Read 1" operation, with the storage capacitance C charged-up to a logic-high level, transistor M1 is now conducting. In order to read this stored "1," the "read select" signal RS must be pulled high during the active phase of 02, following a pre-charge cycle. As the read access transistor M1 turns on, C1 and BL create a conducting path between the "data read" column capacitance C1 and the ground. The capacitance C1 charges through M1, and the rising column voltage is interpreted by the "data read" circuitry as a stored logic "1."

For read this stored "0," the "read select" signal RS must be pulled high during the active phase of 02, following a pre-charge cycle. The word access transistor M1 turns on, there is conducting path between the column capacitance C2 and the ground (Fig.2). Consequently, C2 does not discharge, but C1 is charge and the logic-high level on the column is interpreted by the data read circuitry as a stored "0" bit.

III. CNFET DRAM PERFORMANCE

HSPICE simulations have been performed using a Berkeley 32-nm PTM HP model and CNFTETs parameter models by Stanford University's Nanoelectronics Group. HSPICE is the most accurate circuit simulation that is used in much semiconductor industry setting[16]-[18]. The nominal charity of the CNTs is (19,0) and a pitch of 30nm, the length of doped CNT source/drain extension region (L_sd) = 32.0nm,Fermi level of the doped S/D tube (Efo) = 0.6 eV the thickness of high-k top gate dielectric material (Tox) = 4.0nm, Flatband voltage for n-CNTFET (Vfbn) = 0.eV ,the mean free path in intrinsic CNT (Lceff) = 200.0nm, the mean free path in p+/n+ doped CNT = 15.0nm, the work function of Source/Drain metal contact = 4.6eV CNT work function = 4.5eV.

IV. SIMULATION AND ANALYSIS RESULT

We have simulated read and write operation of 1T and 3T(not included in paper) NCNTFET DRAM cells. Simulation of read and write operation of two transistor DRAM cell is successfully done. The simulations assume DRAM memory with 1T cells and 3T cells to evaluate performance with significant capacitive loading on the bit lines. The number of CNTs per transistor for 3T DRAM cell are M1 (5), M2 (5) both as precharge transistor, M3 (3), M5 (3) as pass transistor, M4 (3) as storage transistor and M6 (3) as data input transistor. The number of CNTs per transistor for the 1T cell is M1 (5), M2(3), and M3(3), where M1 has precharge transistor, M2 has pass transistor and M3 has data input transistor. The number of CNTs per transistor is set to be optimizing DRAM cell performance and functionality. The operation for both 1T DRAM cells and 3T DRAM cells are same, in these paper explained 1T DRAM cells only and four different operations for both cells are included below.

Figure 3: Waveform of “Write 1” operation in 1TDRAM cell.

When the precharge transistor is “ON”, the C2 capacitance in bit line has fully charge up to .65mv, then inverse input data has apply, M3 transistor is still open stage. The charge from C2 to C1 has transferred when M1 has switch ON. The charging of C1 has depend on C2 and the number of tubes in
transistor M1, in 1TDRAM has C2 has 30ff to 100ff capacitance (fig. 3).

From the above waveform (fig. 4) has shown the “Write 0” operation because of inverse input data apply to the input transistor M3, the storage charge in Bit line has discharge to ground by making path through C2 to M3 then Ground. So, the C1 capacitance has not able to charge even the pass transistor is switch ON.

From the above waveform (fig. 4) has shown the “Write 0” operation in 1TDRAM cell.

The above fig. 6 has determined the “Read 0” operation in 1TDRAM cell, here the initial condition of the C1 (storage capacitor) has zero, because of pre-charging the bit line Capacitor C2 has transferred to the C1 capacitor when Word line has high from low.

The analysis result of the 1TDRAM Cell and 3TDRAM cell has given in the below tables, and also done the comparisons of both has taken place. The analysis parameters are leakage current in two states like “1” and “0”, leakage power, dynamic power dissipation and average power dissipation has done in both 1TDRAM NCNFET and 3TDRAM NCNFET cells.

N.Somorjit Singh, Dr.M.Madheswaran

International Journal Of Engineering Research and Technology(IJERT), ICSEM-2013 Conference Proceedings
Results for NCNFET DRAM cells designed in this project Vdatain from time 0 to 90e-009:

### TABLE 1: LEAKAGE POWER FOR DRAM cells.

<table>
<thead>
<tr>
<th>Leakage pow.</th>
<th>1TDRAM</th>
<th>3TDRAM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Write 0</td>
<td>36nw</td>
<td>31nw</td>
</tr>
<tr>
<td>Read 0</td>
<td>37nw</td>
<td>31nw</td>
</tr>
<tr>
<td>Write 1</td>
<td>36nw</td>
<td>31nw</td>
</tr>
<tr>
<td>Read 1</td>
<td>20nw</td>
<td>31nw</td>
</tr>
</tbody>
</table>

### TABLE 2: LEAKAGE POWER FOR DRAM cells.

<table>
<thead>
<tr>
<th>Leakage pow.</th>
<th>1TDRAM</th>
<th>3TDRAM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Write 0</td>
<td>7nw</td>
<td>12uw</td>
</tr>
<tr>
<td>Read 0</td>
<td>13nw</td>
<td>12uw</td>
</tr>
<tr>
<td>Write 1</td>
<td>13nw</td>
<td>12uw</td>
</tr>
<tr>
<td>Read 1</td>
<td>14nw</td>
<td>13uw</td>
</tr>
</tbody>
</table>

In leakage current and power 1TDRAM cell has more than 3TDRAM cell due to the using of large size of capacitance in storage as well as bit line capacitors, even this also in terms of the negligible value of powers shown in table 1 & 2, the highest leakage power is 37nw in read 0 operation in 1TDRAM cells and also minimum leakage power is 20nw in 1TDRAM cell, but 3TDRAM cell has 13nw in all operations. The average power dissipation in 1TDRAM has maximum value of 66nw in read 0 operation and minimum of 27nw in read 1 operation, even these values are still lower compare to 3TDRAM cells. Dynamic power dissipation in both cells has nearly equal to their respective values in average power dissipation because in CNFET transistor has minimized the static power dissipation in the memory cells.

### V. CONCLUSIONS

In this paper, we have presented the 1TDRAM memory cell design with n-type metallic CNTs transistors using 32nm technology. The four operation of DRAM like “write 1”, “write 0”, “read 1” and “read 0” has done in the different waveform and the analysis of the leakage power, dynamic power dissipation and average power dissipation are taken using the HSPICE, a family of Synopsys EDA tools, and also comparisons of 3TDRAM CNFET memory cells also taken place and proof that 1TDRAM CNFET memory cell has better performance compare to the 3TDRAM CNFET memory cells in terms of power dissipation.

### ACKNOWLEDGMENT

The authors would like to thank many people for useful discussions: Dr. S. Dasgupta, Associate Professor, Naushad and Manoj kumar, PhD scholar (IIT Roorkee) for their guide and technical support.

### REFERENCES


