Overview of Differential - ended I/O Logic Families

Aruna Rao B P  
Research Scholar,  
K.S Institute of Technology,  
Bengaluru.

Ravi Shankar J  
Co-guide & Advisor, govt. of  
Karnataka

Dr. Shanthi Prasad. M. J  
Professor, ECE Dept,  
K.S Institute of Technology,  
Bengaluru.

Abstract- I undertook in-depth technical survey to bring out this survey paper covering Differential logic families including Low-Voltage Differential Signaling(LVDS), Low-Voltage Positive Emitter-Coupled Logic, Bus LVDS, Gunning Transceiver Logic, Gunning Transceiver logic plus, Centre Tapped Terminated Logic, Pseudo Current Mode Logic, Point-to-Point Differential signaling, Reduced Swing differential signaling, Quad Rambus Signaling Levels, Transition-minimized differential signaling, Differential Rambus Signaling Level, I/O design parameters, GPIO, SPIO.

Keywords- IO logic families, Differential ended, LVDS, GPIO, SPIO, I/O design parameters, differential signaling.

I. INTRODUCTION

Dramatic increases in processing power, fueled by a combination of integrated circuit scaling and shifts in computer architectures from single-core to future many-core systems, has rapidly scaled on-chip aggregate bandwidths into the Tb/s range [1], necessitating a corresponding increase in the amount of data communicated between chips to not limit overall system performance. Due to the limited I/O pin count in chip packages and printed circuit board (PCB) wiring constraints, high-speed serial link technology is employed for this inter-chip.

Input/output (I/O) has always played a crucial role in computer and industrial applications. But as signal processing became more sophisticated, problems arose that prevented reliable I/O communication. In early parallel I/O buses, interface alignment problems prevented effective communication with outside devices. And as higher speeds became prevalent in digital design, managing signal delays became problematic.

Differential Logic Families

Differential logic families use differential voltage levels to measure the voltage difference between a pair of wires [1].

Low-Voltage Differential Signaling (LVDS)

LVDS is a low-noise, low-power, low-amplitude differential method for high-speed data transfer.
Low-Voltage Positive Emitter-Coupled Logic (LVPECL)

Emitter-Coupled Logic circuit consists of transistors which steer current through gates which performs logical functions. The transistors operate in the active region; hence they can change the state rapidly, so ECL circuits operate at very high speeds. LVPECL circuits are designed for use with VCC = 3 V or 3.3 V.

Bus LVDS (BLVDS)

Multipoint BLVDS system consists of transmitter and receiver pairs (transceiver) that are connected to the bus.

- The above configuration provides bidirectional half duplex communication while minimizing the interconnect density.
- Few transceiver acts as a transmitter, with the remaining transceivers acting as receivers.
- The performance of a multipoint BLVDS is affected by the capacitive loading and termination on the bus.

Use different input or output buffers depending on the application type:
- Multi-drop application—uses the input or output buffer depending on whether the device is intended for driver or receiver operation.

- Multipoint application—the output and input buffer shares the same I/O pins. An output enable (OE) signal is used to tri-state the LVDS output buffer when it is not sending signals.
- External resistors are used at the output buffers to provide impedance matching to the stub on the plug-in card.

Gunning Transceiver Logic - GTL

GTL standard is a high speed bus standard invented by Xerox.

Gunning Transceiver logic plus (GTL+)

- The GTL+ I/O standard is used for high-speed back plane drivers and Pentium processor interfaces.
- The GTL+ standard defines the DC interface parameters for digital circuits operating at 2.5, 3.3, and 5.0V.
- The GTL+ standard is an open-drain standard, and Stratix and Stratix GX devices support a 2.5- or 3.3-V VCCIO.
- GTL+ requires a 1.0-V VREF and open-drain outputs with a 1.5- V VTT to which the reference voltage tracks.
- Stratix and Stratix GX devices support both input and output levels.
Centre Tapped Terminated Logic (CTT)

CTT - EIA/JEDEC Standard JESD8-4
- The CTT I/O standard is used for backplanes and memory bus interfaces.
- The CTT standard defines the DC interface parameters for digital circuits operating from 2.5- and 3.3-V power supplies.
- The CTT standard does not require special circuitry to interface with LVTTL or LVCMOS devices when the CTT driver is not terminated.
- The CTT standard requires a 1.5-V VREF and a 1.5-V VTT.
- Stratix and Stratix GX devices support both input and output levels.

Pseudo Current Mode Logic (PCML)
- The PCML I/O standard is a differential high-speed, low-power I/O used in networking and telecommunication field.
- This standard requires a 3.3-V VCCIO.
- The PCML I/O consumes less power than the LVPECL I/O standard. PCML has a reduced voltage swing, which allows for a faster switching time and lower power consumption.
- The PCML standard uses open drain outputs and requires a differential output signal. Stratix and Stratix GX devices support both input and output levels.

Point-to-Point Differential signaling (PPDS)
- Point-to-Point differential signaling (PPDS') ensures reliable data transmission to the column driver (CD) from the timing controller (T-con) using few data lines compared with the traditional multi-drop architecture.

Below figure shows the benefits of PPDS. As data output pins and other control lines are reduced, the T-con becomes smaller.

A thin PCB design is possible due to fewer data lines and less gamma reference voltages.

Reduced Swing differential signaling (RSDS)
- It is an intra panel interface bus standard. It defines the characteristics of transmitter and receiver along with the protocol for a chip to chip interface [5].
- The RSDS provides many benefits to the applications that include the following...
• Reduced bus width enables smaller thinner column driver boards
• Low dynamic power dissipation extends system run time
• Low EMI generation eliminates EMI suppression components and shielding
• High noise rejection maintains signal image
• High throughput enables high resolution displays

RSDS is used in flat-panel displays to transfer the data between the timing controller and the column drivers.

Quad Rambus Signaling Levels (QRSL)
QRSL doubles the data rate by using four voltages to represent two bits of information. This multi-level signaling allows higher data bandwidth, twice that of RSL (> 2 GB/s) while it does not increase the frequency of operation of the Channel [4].

Major features of QRSL are:
• Low voltage swing (800 mV p-p, ~267 mV per step)
• Current mode output drivers
• Automatic output current control
• Controlled impedance design typically 40 Ohm systems
• Low parasitic packages
• Double data rate and multi-level signaling, providing four bits of information per clock cycle
• Gray coded logic levels
• Bi-directional Channel
• Pseudo-differential receivers, with three Vref inputs
• New driver and receiver circuits, including integrating receivers
• Common differential clock, which travels with the data, and is the same frequency as RSL
• Terminated at one end

Transition-minimized differential signaling (TMDS)
• TDMS is used for transmitting high speed serial data used by DVI and HDMI video interfaces [6].
• The TDMS standard requires external 50 ohm resistor pull-ups to 3.3V on inputs.
• TMDS inputs standard do not require parallel input termination resistors, and can be placed on any I/O bank, while PPDS outputs are available on I/O banks 0 and 2

Differential Rambus Signaling Level (DRSL)
• DRSL is a bi-directional, differential signaling standard which provides high-performance, low-power, and cost-effective solution for getting bandwidth on and off chip.
• DRSL signals are point-to-point and use an ultra-low 200mV signal swing (1.0 to 1.2 V).
• DRSL also enables low power operation and scalability for future reductions in voltage swing.
## Signaling Technology Differences

<table>
<thead>
<tr>
<th>Application Areas</th>
<th>RSL</th>
<th>QRSL</th>
<th>Quad SerDes</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Main-Memory</td>
<td>Small memories, chip-to-chip</td>
<td>Chip-to-chip across backplanes</td>
</tr>
<tr>
<td>Type</td>
<td>Multi-drop, bidirectional bus</td>
<td>Multi-drop, bidirectional bus</td>
<td>Point-to-point, unidirectional link</td>
</tr>
<tr>
<td>Data rate per link</td>
<td>1.066 MHz</td>
<td>&gt; 2 Gb/s</td>
<td>3.125 Gb/s</td>
</tr>
<tr>
<td>Number of devices</td>
<td>Up to 32 slaves</td>
<td>Up to 4 slaves</td>
<td>2 devices</td>
</tr>
<tr>
<td>Length of interconnect</td>
<td>-20 in</td>
<td>-4 in</td>
<td>-30 in</td>
</tr>
<tr>
<td>Connectors</td>
<td>Yes</td>
<td>Not initially</td>
<td>Backplane connectors</td>
</tr>
<tr>
<td>Voltage swing</td>
<td>800 mV</td>
<td>800 mV</td>
<td>±500 mV differential</td>
</tr>
<tr>
<td>Voltage levels</td>
<td>2</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>Clock frequency</td>
<td>533 MHz</td>
<td>&gt;500 MHz</td>
<td>Embedded clock</td>
</tr>
<tr>
<td>Separate clocks</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
</tr>
</tbody>
</table>

### Low Voltage Logic Threshold Levels

<table>
<thead>
<tr>
<th>Voltage Level</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vcc</td>
</tr>
<tr>
<td>Voh</td>
</tr>
<tr>
<td>Vli</td>
</tr>
<tr>
<td>Vt</td>
</tr>
<tr>
<td>Vll</td>
</tr>
<tr>
<td>Vlow</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Technology</th>
<th>CMOS</th>
<th>TTL/CMOS</th>
<th>TTL</th>
<th>LV TTL</th>
<th>LVCMOS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>AC-1HC</td>
<td>ACT-HCT, AHCT-FCT</td>
<td>F-S, AS, LS-ALS</td>
<td>LV</td>
<td>LV/LVC, ALVC</td>
</tr>
</tbody>
</table>

![Diagram of voltage levels](image-url)
Differential I/O signaling

<table>
<thead>
<tr>
<th>Standard</th>
<th>Description</th>
<th>Industry specification</th>
<th>Use and sponsor</th>
<th>Input buffer</th>
<th>Output buffer</th>
</tr>
</thead>
<tbody>
<tr>
<td>LVDS33</td>
<td>Low voltage differential signaling</td>
<td>ANSI/TIA/EIA-644-A</td>
<td>Flat panel displays</td>
<td>Differential pair</td>
<td>Pseudo Differential pair</td>
</tr>
<tr>
<td>BLVDS</td>
<td>Bus LVDS</td>
<td><a href="http://www.vesa.org">www.vesa.org</a></td>
<td>Flat panel displays</td>
<td>Differential pair</td>
<td>Pseudo Differential pair</td>
</tr>
<tr>
<td>DISPLAY PORT</td>
<td>Auxiliary channel interface for DISPLAY PORT</td>
<td><a href="http://www.vesa.org">www.vesa.org</a></td>
<td>Flat panel displays</td>
<td>Differential pair</td>
<td>Pseudo Differential pair</td>
</tr>
<tr>
<td>LVPECL</td>
<td>Low voltage positive ECL</td>
<td>Free scale semiconductor(former Motorola)</td>
<td>High speed clocks</td>
<td>Differential pair</td>
<td>N/A</td>
</tr>
<tr>
<td>MINI_LVDS</td>
<td>Mini-LVDS</td>
<td>TI, Display panel interface</td>
<td>Flat panel displays</td>
<td>Differential pair</td>
<td>Differential pair</td>
</tr>
<tr>
<td>RSDS</td>
<td>Reduced swing differential signaling</td>
<td>National semiconductor</td>
<td>Flat panel displays</td>
<td>Differential pair</td>
<td>Differential pair</td>
</tr>
<tr>
<td>TMDS</td>
<td>Transition minimized differential signaling</td>
<td>National, display panel interface</td>
<td>Silicon image; DVI/HDMI</td>
<td>Differential pair</td>
<td>Differential pair</td>
</tr>
<tr>
<td>PPDS</td>
<td>Point to point differential signaling</td>
<td>National, display panel interface</td>
<td>LCDs</td>
<td>Differential pair</td>
<td>Differential pair</td>
</tr>
<tr>
<td>Differential mobile DDR</td>
<td>Differential LPDDR for CK/CK#</td>
<td>JESD209A</td>
<td>Differential pair</td>
<td>Differential pair</td>
<td>Pseudo Differential pair</td>
</tr>
</tbody>
</table>

B. GPIO

General-purpose input/output (GPIO) is a generic pin on an integrated circuit or computer board whose behavior is controllable by the user at run time [2].

Uses of GPIOs

- Devices with pin scarcity: Integrated circuits such as system-on-chip, embedded and custom hardware, and programmable logic devices.
- Multifunction chips: power managers, audio codecs, and video cards
- Embedded applications (Arduino, PSoC kits, Raspberry Pi etc.) use GPIO for reading the input from various environmental sensors and writing output to DC motors (via PWM), audio, LCD or LEDs for status.

C. SPIO

Special input/outputs are inputs and outputs of a microcontroller that perform specialized functions [3].

Specialized functions include:
- Hardware interrupts
- Analog input or output
- PWM output
- Serial communication

D. I/O design parameters:
- \( V_{DD} \)-supply voltage
- \( I_{LL} \)-low level input current
- \( I_{HH} \)-high level input current
- \( I_{OZ} \)-OFF state output current
- \( I_{LATCH} \)-I/O latch up current
- \( I_r \)-input voltage
- \( V_{OH} \)-output voltage
- \( V_{IH} \)-high level input voltage
- \( V_{IL} \)-low level input voltage
- \( V_{HYS} \)-hysteresis voltage
- \( V_{OH} \)-high level output voltage
- \( V_{OL} \)-low level output voltage
- \( I_{OH} \)-high level short circuit current
- \( I_{OL} \)-low level short circuit current
- \( I_{PD} \)-pull down current
- \( I_{PU} \)-pull up current

CONCLUSION

I/O technologies are classified into single ended and differential ended. In this survey paper I have summarized ended I/O. As a part of my ongoing research on design and development of futuristic and next generation high speed I/O, it is important to study and understand technology, specification, and key performance parameters all the popular and contemporary I/O technologies. All these functionalities needs to be experimented and further improved.

REFERENCES

   Billy Garrett Manager of Strategic Marketing Rambus Inc.
[5] Low-Voltage Differential Signaling (LVDS) by Stephen Kempainen, National Semiconductor
[6] An Introduction To TMDS
Call for Papers 2018

International Journal of Engineering Research & Technology

- Fast, Easy, Transparent Publication
- More than 50000 Satisfied Authors
- Free Hard Copies of Certificates & Paper

Publication of Paper: Immediately after Online Peer Review

Why publish in IJERT?
- Broad Scope: high standards
- Fully Open Access: high visibility, high impact
- High quality: rigorous online peer review
- International readership
- Retain copyright of your article
- No Space constraints (any no. of pages)

Submit your Article

www.ijert.org