|An Efficient Implementation Of Floating Point Multiplier|
|Authors:||ASIYA THAPASWIN PATTAN, V.RAMESH|
Abstract?Thispaper describes an efficient implementation of an IEEE 754 single precision floating point multiplier targeted for Xilinx Virtex-5 FPGA. VHDL is used to implement a technology-independent pipelined design. The multiplier implementation handles the overflow and underflow cases. Rounding is not implemented to give more precision when using the multiplier in a multiply and Accumulate (MAC) unit. With latency of three clock cycles the design achieves 301 MFLOPs.The multiplier was verified against Xilinx floating point multiplier core.
Author(s): ASIYA THAPASWIN PATTAN, V.RAMESH
Published in: International Journal of Engineering Research & Technology
Volume/Issue: Vol.1 - Issue 7 (September - 2012)
Number of Citations for this article: Data not Available
Copyright ESRSA Publications Pvt. Ltd.. All Rights Reserved.