Author(s): N. Subhramanyam, Ambavaram Poli Reddy, J. Rajpraveen
Published in: International Journal of Engineering Research & Technology
License: This work is licensed under a Creative Commons Attribution 4.0 International License.
Volume/Issue: Vol.2 - Issue 1 (January - 2013)
In this project test patterns generated by the Low- transition random pattern generator (LT-RTPG) detect Easy-to-detect faults. This LT-RTPG¡Çs are normally used in Built In Self Tests (BIST). This project also presents a novel low-transition linear feedback shift register (LFSR) that is based on some new observations about the Output sequence of a conventional LFSR. The proposed design, called Bit-swapping LFSR (BS-LFSR), is composed of an LFSR and a 2 ¡ß 1 Multiplexer. When used to generate test patterns for scan-based built-in self- tests, it reduces the number of transitions that occur at the scan-chain Input during scan shift operation by 50% when compared to those patterns produced by a conventional LFSR. The proposed LT-RTPG can significantly reduce switching activity during BIST. These techniques have a substantial effect on average and peak-power reductions with negligible effect on fault coverage or test application time. Experimental results on ISCAS¡Ç89 S-27 benchmark circuits show up to 65% and 55% reductions in average and peak power, respectively.
Number of Citations for this article: Data not Available
7 Paper(s) Found related to your topic:
Publish your Ph.D/Master's Thesis Online