A New Three-Phase Interleaved Isolated Boost Converter

With Solar Cell Application

K. Srinadh

Abstract—In this paper, a new three-phase high power dc/dc converter with an active clamp is proposed. The converter is capable of increased power transfer due to its three-phase power configuration, and it reduces the rms current per phase, thus reducing conduction losses. Further, interleaved operation of three-phase boost converter reduces overall ripple current, which is imposed into fuel cells and realizes smaller size filter components, increasing effective operating frequency and leading to higher power density. Each output current of three-phase boost converter is combined by the three-phase transformer and flows in the continuous conduction mode by the proposed three-phase PWM strategy. An efficiency of above 96% is mainly achieved by reducing conduction losses and switching losses are reduced by the action of active clamp branches, as well. The proposed converter and three-phase PWM strategy are analyzed, simulated and implemented in hardware. Experimental results are obtained on a 500W prototype unit, with all of the design verified and analyzed.

Keywords—three-phase dc/dc converter, isolated boost converter, interleaved operation, continuous conduction mode, three-phase PWM strategy

I. INTRODUCTION

Fuel cells are identified as a future energy source due to their efficient and clean energy characteristics; furthermore, they produce low varying dc voltage in the range of 26 ~ 42 V for residential power application. Power conditioning system in the residential use usually consists of a low-voltage fuel cell as the primary source, a dc/dc converter to obtain isolated high voltage, and a dc/ac inverter to connect commercial ac voltage [1]. Since a dc/ac inverter supplies power into a 220V ac utility, an isolated dc/dc converter has to convert low varying dc voltage to high constant dc voltage at around 370 V. Therefore, a high power dc/dc converter with a high voltage ratio is needed, and a transformer is usually employed for boosting voltage as well as for isolation. Research has been focused on the three-phase dc/dc converter due to the benefits it can offer, such as high power density and high quality waveforms. However, most of the work thus far has been done on topology and PWM strategy for a voltage-fed dc/dc converter [2]-[5]. In recent, a three-phase current-fed dc/dc converter has been studied but it operates in the discontinuous conduction mode in spite of several advantages [6].

In this paper, development of a three-phase interleaved isolated boost converter with active clamp is proposed. Major features of the proposed converter include: (1) an increased power rating through employing a three-phase power transfer into dc/dc conversion, (2) a reduction of the ripple currents into the solar cells by an interleaved operation, (3) a reduction in conduction losses by continuous current conduction in the switches, transformer windings and input inductors, (4) an alleviated voltage surges and switching noises by three-phase active clamp branch, and (5) a lowering of the transformer turns-ratio by using voltage boost property inherited by boost topology. Due to these advantages, this converter is highly suitable for the interface between a low-voltage high-power solar cell source and an inverter load. It may also be extended to other low-voltage sources, such as batteries and photovoltaic which need high-voltage high-power dc/dc conversion capability.

II. PROPOSED 3-PHASE DC/DC CONVERTER

Fig. 1 shows the proposed three-phase interleaved isolated boost converter with active clamp. It consists of a three-phase dc/dc converter, whose outputs are connected to a three-phase full-bridge diode rectifier through a delta-delta wound three-phase transformer. The three-phase dc/dc converter is divided into a three-phase boost converter configured as three main MOSFET switches \((S_1 ~ S_3)\) for three-phase boost converter, three auxiliary MOSFET clamp switches \((S_{C1} ~ S_{C3})\) and common clamp capacitor \(C_C\) for three-phase active clamp branch, and three dc boost inductors \((L_1 ~ L_3)\) acting as a current source for each phase. Interleaved PWM operation occurs through the three dc boost inductors \((L_1 ~ L_3)\) of the three-phase boost converter and increases effective switching frequency of output current \(I_o\) of solar cells. Thus, it reduces overall ripple current, which is imposed into solar cells and realizes smaller filter components. The active clamp branch reduces switching losses by zero voltage switching (ZVS) through the use of resonance between leakage inductances of the three-phase transformer and entire capacitances of clamp capacitance, output capacitances of MOSFET switches, and stray capacitances of the transformer. Furthermore, it clamps voltage across the switches and thus, no ancillary snubber is required in either the primary or secondary sides. The employed three-phase power structure increases input current and output voltage chopping frequencies by a factor of three and thus, reduces size of reactive filter.
components; lowers rms current through the main switches and
transformer windings by distributing currents into three-phase
paths; increase power transfer capability with the same current
rate and voltage rate of switch. In addition, continuous current
conduction in three-phase converter output current $I_a \sim I_c$ and
input current $I_i$ leads to a highly efficient operation.

Due to these characteristics, the proposed converter is highly
recommended as the interface between a low-voltage high-
power solar cell source and a cascaded inverter stage. It is also
suitable for other low-voltage sources, such as batteries and
photovoltaic, which supply high-voltage, high-power dc to the
next power stages.

III. PROPOSED PWM STRATEGY

Fig. 2 shows a simplified circuit of the proposed three-
phase isolated boost converter introduced in Fig. 1 and clamp
capacitor $C_C$ and output capacitor $C_O$ are replaced by voltage
sources $V_C$ and $V_O$, respectively. The boost inductors $L_1 \sim L_3$
are also replaced by current sources $I_{L1} \sim I_{L3}$ respectively,
during each switching period. Fig. 2 includes delta-delta
connected three-phase transformer configuration, where $i_{ap}$
represents the primary winding current in phase $A$ and $i_a$ is
output current of boost converter in phase $A$.

Fig. 3 shows the ideal current waveforms of phase
currents $i_a \sim i_c$ and transformer primary currents $i_{ap} \sim i_{cp}$;
the gating signals $v_{G1} \sim v_{G3}$ for main switches $S_1 \sim S_3$,
resulted phase voltages $v_a \sim v_b$ and line-to-line voltages
$v_{ab} \sim v_{ca}$.

The operation procedure for the proposed converter is
divided into 8 modes. Fig. 4 shows a set of eight topological
states in phase $A$ which occur during one switching interval
$T_S$ and analysis is focused on $i_{ap}$, the
primary current of the transformer in phase A. The current paths of input boost inductors which are regarded as constant current sources are not marked to avoid complexity.

Before \( t_0 \) (Fig. 4 (h)) : The phase A main switch \( S_1 \) and phase B main switch \( S_2 \) are turned on. Thus, the boost inductor \( L_1 \) and \( L_2 \) charge energy from solar cells \( V_i \). The transformer primary current of phase A, \( i_{ap} \) have been freewheeling through \( D_4 \) and \( D_6 \) because the line-to-line voltages of the phase, \( v_{ab} \) and \( v_{abs} \) are zero. The current \( i_{ap} \) have been flowing to the negative direction and has a constant value. The current of phase C, \( i_{cp} \) have been increasing.

At \( t_0 \) (Fig. 4 (a)) : At \( t_0 \), the phase A main switch \( S_1 \) turns off. The transformer primary line-to-line voltage \( v_{ab} \) reaches the positive value of clamp capacitor voltage \( V_{Cc} \) and \( v_{ca} \) becomes zero. On the other hand, the transformer secondary voltages \( v_{abs} \) and \( v_{cas} \) are being sustained at zero and \(+V_o\) respectively. Thus, voltages across the leakage inductors \( L_{lka} \) and \( L_{lkc} \) are \(+V_{Cc}\) and \(-V_o\) (reflected output voltage to the transformer primary) respectively. Due to the leakage inductance \( L_{lk} \), finite time interval (\( T_1 \)) is required and such a transition is called the current commutation time, which is \( t_0 \sim t_1 \). Equation (1) and (2) show the voltage magnitude of clamp voltage \( V_{Cc} \) and the current commutation time \( T_1 \) respectively. The transformer primary current, \( i_{ap} \) through the leakage inductance \( L_{lk} \) increases as a slope determined by the clamp voltage \( V_{Cc} \) as shown in (3). Equation (5) evaluates the current \( i_{ap} \) at \( t_1 \).

\[
V \frac{V_i}{1 + \frac{D}{V}} \quad (1)
\]
\[
V_o' \frac{\phi}{n} \quad (2)
\]
\[
i_{ap} = \frac{V}{L} \int_{i_{ap}(t_0)}^{t_1} dt \quad (3)
\]

---

**Figure 4.** Eight topological states in phase A
\[ t_1 \square t_0 \quad \frac{V \circ V}{\frac{V}{C_C}} \cdot T \quad \frac{T}{T_1} \quad (4) \]

\[ i_{ap} \left( t_1 \right) = \frac{V}{L} \cdot \frac{T}{T_1} \quad (5) \]

where \( n = N_2/N_1 \) (turn-ratio of the transformer), \( T_S \) (period), \( D \) (duty ratio), \( L_{lk} = L_{lk1} = L_{lk2} = L_{lk3} \).

The primary line voltage \( V_{abc} \) is changed to zero and the clamp capacitor voltage \( +V_{Cc} \) is reflected on the output voltage \( +V_O \). Equation (7) shows the interval of current period. Equation (8) evaluates the current \( i_{ap} \) at \( t_4 \).

\[ t_{ap} \left( t \right) = \frac{V}{L} \cdot \frac{V \circ V}{C_C} \cdot T \quad \frac{T}{T_1} \quad (6) \]

\[ t_{ap} \left( t_4 \right) = \frac{V}{L} \cdot \frac{V \circ V}{C_C} \cdot T \quad \frac{T}{T_1} \quad (7) \]

\[ t_{ap} \left( t_3 \right) = \frac{V}{L} \cdot \frac{V \circ V}{C_C} \cdot T \quad \frac{T}{T_1} \quad (8) \]

\[ t_T \sim t_4 \left( (4) \right) : \text{At } t_T, \text{the phase } B \text{ main switch } S_2 \text{ turns on. The primary line-to-line voltage } V_{abc} \text{ becomes zero and } V_{bc} \text{ reaches the clamp capacitor voltage } +V_{Cc}. \text{ Thus, the transformer primary current } i_{ap} \text{ decreases and } i_{bp} \text{ increases. The transformer primary current } i_{ap} \text{ through the leakage inductance } L_{lk} \text{ decreases as a slope determined by } -V_O \text{ as shown in (9). The interval of this period and the value of } i_{ap}(t_3) \text{ are same as (4) and (5) respectively.} \]

\[ t_{ap} \left( t \right) = \frac{V}{L} \cdot \frac{V \circ V}{C_C} \cdot T \quad \frac{T}{T_1} \quad (9) \]

\[ t_T \sim t_5 \left( (4) \right) : \text{When the current } i_{ap} \text{ exceeds } i_{ap} \text{ at } t_T, \text{D2 turns off and D1 turns on respectively.} \text{ Thus, the transformer primary current } i_{ap} \text{ decreases and } i_{bp} \text{ increases. The transformer primary current } i_{ap} \text{ through the leakage inductance } L_{lk} \text{ decreases as a slope determined by } +V_O \text{ as shown in (10). The interval of this period is as shown in (11).} \]

\[ t_T \sim t_6 \left( (4) \right) : \text{At } t_6, \text{the phase } A \text{ main switch } S_1 \text{ turns on. The primary line-to-line voltage } V_{abc} \text{ reaches the negative value of } V_{Cc} \text{ and } V_{bc} \text{ becomes zero. Thus, the transformer primary current } i_{ap} \text{ decreases until it reaches the level of } i_{ap}(t_6). \text{ The current } i_{ap} \text{ through the leakage inductance } L_{lk} \text{ decreases as a slope determined by the clamp voltage } -V_{Cc} \text{ as shown in (11). The interval of this period is equal to } T \text{ which is the commutation time.} \]

\[ t_T \sim t_7 \left( (4) \right) : \text{When the current } i_{ap} \text{ falls below the } i_{ap} \text{ at } t_T, D_2 \text{ turns off and D4 turns on respectively. The current } i_{ap} \text{ through the leakage inductance } L_{lk} \text{ decreases as a slope determined by voltage difference between the negative clamp voltage } -V_{Cc} \text{ and the reflected negative output voltage } -V_O \text{ as shown in (12). The interval of this period is same as (7).} \]

\[ t_T \sim t_8 \left( (4) \right) : \text{At } t_8, \text{the phase } B \text{ main switch } S_2 \text{ turns on. The primary line-to-line voltage } V_{abc} \text{ becomes zero and } V_{bc} \text{ reaches the negative value of clamp capacitor voltage } -V_{Cc}. \text{ Thus, the transformer primary current } i_{ap} \text{ increases and } i_{bp} \text{ decreases respectively. The transformer primary current } i_{ap} \text{ through the leakage inductance } L_{lk} \text{ increases as a slope determined by } +V_O \text{ as shown in (13) and } i_{bp} \text{ through the leakage inductance } L_{lk} \text{ decreases as a slope determined by } -V_O \text{ as shown in (16). The interval of this period and } i_{ap}(t_7) \text{ are same as (4) and } i_{ap}(t_0) \text{ respectively.} \]

\[ t_T \sim t_9 \left( (4) \right) : \text{The modes from interval 1 to 8 in Fig. 4 is repeated periodically and continuously.} \]

The voltage transfer ratio (VTR) equation of the proposed converter can be derived by integrating the \( i_{ap} \) curve with respect to time from \( t_0 \) to \( t_0' \) as follows.

\[ \frac{V}{V_1} \left( (1 \div D) \right) = \frac{n}{B} \cdot \frac{\sqrt{B} \div 4}{\sqrt{B} \div 4} \quad (17) \]

where, \( B = \frac{75L_{lk}}{R_{LTS}} \)

\[ \frac{V}{V_1} \left( (1 \div D) \right) = \frac{n}{B} \cdot \frac{\sqrt{B} \div 4}{\sqrt{B} \div 4} \quad (17) \]
Normalized voltage transfer ratio ($NVTR$) is defined such as (18). It removes an effect of transformer turns-ratio in the overall gain and represents a gain by converter topology.

\[
\frac{V}{V_o} = \frac{V_o}{nV_i}
\]  

(18)

IV. SIMULATION AND EXPERIMENTAL RESULTS

A. Simulation

Fig. 5 shows simulation waveforms for output power $P_O = 500$ W, $V_i = 30$ V and $V_O = 370$ V, and the waveforms are obtained for a 25 kHz switching frequency ($T_S = 40$ µsec), 330 µH boost inductor $L_1 \sim L_3$, 13 µH leakage inductance $L_{Lk}$’s and a three-phase transformer which has a 2 mH magnetizing inductance $L_m$ and 1 : 5 turn-ratio ($n = 5$). Fig. 5 (a) shows the transformer primary current $i_{ap}$ and the currents $i_{bp}$, $i_{cp}$ in phases B, C are identical except for a 120° phase displacement. It should be noted that the transformer primary currents flow continuously. Fig. 5 (b) shows the clamp current $i_{Sc1}$.

FIGURE 6: PULSES GENERATION

FIG 7: INPUT VOLTAGE

FIG 8: INPUT CURRENT

FIG 9: VOLTAGE IN SECONDARY WINDING OF TRANSFORMER

FIG 10: CURRENT ACROSS THE INDUCTOR

FIG 11: O/P VOLTAGE
B. Experimental Results

To verify the proposed converter and PWM strategy, a 500 W prototype unit has been built and tested. It consists of a digital signal processor (DSP: TMS320LF2407) and a field-programmable gate array (FPGA: EPM7128) board to generate PWM patterns for the isolated boost converter; a gate driver board; three legs of main switch branch with active clamp each other; a delta-delta wound three-phase transformer; and three-phase full-bridge rectifiers.

The proposed converter prototype is experimented under 30 V of input voltage and 370 V of output voltage, 500 W load conditions and the same parameters in the simulation are used. Fig. 6 shows the waveforms of transformer primary currents $i_{ap}$, $i_{bp}$ and $i_{cp}$ at duty $D = 0.6$, where three-phase current waveforms have 120° phase displacement each other and flow in the continuous conduction mode. Fig. 7 shows transformer primary current waveforms in phase A, $i_{ap}$ and clamp current $i_{SC1}$ waveforms, and The waveforms are well matched to the simulation result in Fig. 5. The waveforms in Fig. 8 show interleaved input current $i_i$ and three-phase input boost inductor currents $i_{L1} \sim i_{L3}$ flowing through boost inductor, $L_i \sim L_i$, respectively. The interleaved input current $i_i$ shows typical interleaved operation results; three-times increased switching frequency and reduced ripple magnitude. Fig. 9 shows normalized voltage transfer ratio (NVTR) of the proposed converter, where solid line represents calculated data by (17) and “x” marks represent experimented data. The curve in Fig. 10 shows the measured efficiency under loads ranging from 100W to 500W. The efficiency above 96 % is achieved and it is caused by continuous current conduction through transformer and interleaved operation in the three-phase boost converter. Switching losses are reduced by the action of active clamp branches, as well.

V. CONCLUSION

A new three-phase dc/dc converter and three-phase PWM strategy have been proposed in this paper. In the proposed converter, interleaved operation of three-phase boost converter reduces overall ripple current, which is imposed into solar cells and thus. The interleaved operation increases effective operating frequency and thus, leads to realization of smaller sized filter components. In addition, the proposed three-phase PWM strategy transfers energy in the continuous conduction mode and three-phase paths. Further, three-phase clamp branch mitigates not only switching losses by zero voltage switching but also electromagnetic noises caused by hard-switched voltage spikes. These characteristics of the proposed converter reduce operating losses significantly and result in the whole converter efficiency above 96%. Inherent voltage boost characteristics of the boost converter increase the voltage transfer ratio in addition to the transformer turns ratio. These advantages make this converter suitable for low dc voltage renewable energy sources such as ultra capacitors.

REFERENCES